ACM Home Page
Please provide us with feedback. Feedback
Compiler-managed register file protection for energy-efficient soft error reduction
Full text PdfPdf (394 KB)
Source
Asia and South Pacific Design Automation Conference archive
Proceedings of the 2009 Asia and South Pacific Design Automation Conference table of contents
Yokohama, Japan
SESSION: Compilation techniques for embedded systems table of contents
Pages 618-623  
Year of Publication: 2009
ISBN:978-1-4244-2748-2
Authors
Jongeun Lee  Arizona State University, Tempe, AZ
Aviral Shrivastava  Arizona State University, Tempe, AZ
Sponsors
: IEEE Circuits and Systems Society
SIGDA: ACM Special Interest Group on Design Automation
IEICE ESS : Institute of Electronics, Information and Communication Engineers - Engineering Sciences Society
IPSJ SIGSLDM : Information Processing Society of Japan - SIG System LSI Design Methodology
Publisher
IEEE Press  Piscataway, NJ, USA
Bibliometrics
Downloads (6 Weeks): 12,   Downloads (12 Months): 33,   Citation Count: 1
Additional Information:

abstract   references   cited by   collaborative colleagues  

Tools and Actions: Review this Article  

ABSTRACT

For embedded systems where neither energy nor reliability can be easily sacrificed, we present an energy efficient soft error protection scheme for register files (RF). Unlike previous approaches, our method explicitly optimizes for energy efficiency and exploits the fundamental tradeoff between reliability and energy. While even simple compiler-managed RF protection scheme is more energy efficient than hardware schemes, this work formulates and solves further compiler optimization problems to significantly enhance the energy efficiency of RF protection schemes by an additional 24%.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
 
2
S. Park, A. Shrivastava, N. Dutt, A. Nicolau, Y. Paek, and E. Earlie, "Bypass aware instruction scheduling for register file power reduction," pp. 173--181, 2006.
3
 
4
 
5
R. Phelan, "Addressing soft errors in ARM core-based SoC," 2003, ARM white paper.
6
 
7
 
8
 
9
M. Kandala, W. Zhang, and L. Yang, "An area-efficient approach to improving register file reliability against transient errors," in Int'l Symp. on Embedded Computing, 2007.
 
10
 
11
 
12
 
13
T. Austin, "SimpleScalar LLC."
14
15

Collaborative Colleagues:
Jongeun Lee: colleagues
Aviral Shrivastava: colleagues