A software solution for dynamic stack management on scratch pad memory

ABSTRACT

In an effort to make processors more power efficient scratch pad memory (SPM) have been proposed instead of caches, which can consume majority of processor power. However, application mapping on SPMs remain a challenge. We propose a dynamic SPM management scheme for program stack data for processor power reduction. As opposed to previous efforts, our solution does not mandate any hardware changes, does not need profile information, and SPM size at compile-time, and seamlessly integrates support for recursive functions. Our technique manages stack frames on SPM using a scratch pad memory manager (SPMM), integrated into the application binary by the compiler. Our experiments on benchmarks from MiBench [15] show average energy savings of 37% along with a performance improvement of 18%

REFERENCES

• 1: Rajeshwari Banakar , Stefan Steinke , Bo-Sik Lee , M. Balakrishnan , Peter Marwedel, Scratchpad memory: design alternative for cache on-chip memory in embedded systems, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado [doi>10.1145/774789.774805]
• 2: Soyoung Park , Hae-woo Park , Soonhoi Ha, A novel technique to use scratch-pad memory for stack management, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
• 3: Yan Meng , Timothy Sherwood , Ryan Kastner, Exploring the limits of leakage power reduction in caches, ACM Transactions on Architecture and Code Optimization (TACO), v.2 n.3, p.221-246, September 2005 [doi>10.1145/1089008.1089009]
• 4: Sumesh Udayakumaran , Rajeev Barua, Compiler-decided dynamic memory allocation for scratch-pad based embedded systems, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, October 30-November 01, 2003, San Jose, California, USA [doi>10.1145/951710.951747]
• 5: M. Kandemir , J. Ramanujam , J. Irwin , N. Vijaykrishnan , I. Kadayif , A. Parikh, Dynamic management of scratch-pad memory space, Proceedings of the 38th conference on Design automation, p.690-695, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379049]
• 6: Hyungmin Cho , Bernhard Egger , Jaejin Lee , Heonshik Shin, Dynamic data scratchpad memory management for a memory subsystem with an MMU, ACM SIGPLAN Notices, v.42 n.7, July 2007
• 7: Bernhard Egger , Chihun Kim , Choonki Jang , Yoonsung Nam , Jaejin Lee , Sang Lyul Min, A dynamic code placement technique for scratchpad memory using postpass optimization, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea [doi>10.1145/1176760.1176788]
• 8: Angel Dominguez , Nghi Nguyen , Rajeev K. Barua, Recursive function data allocation to scratch-pad memory, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, September 30-October 03, 2007, Salzburg, Austria [doi>10.1145/1289881.1289897]
• 9: Oren Avissar , Rajeev Barua , Dave Stewart, An optimal memory allocation scheme for scratch-pad-based embedded systems, ACM Transactions on Embedded Computing Systems (TECS), v.1 n.1, p.6-26, November 2002 [doi>10.1145/581888.581891]
• 10: Manish Verma , Stefan Steinke , Peter Marwedel, Data partitioning for maximal scratchpad usage, Proceedings of the 2003 conference on Asia South Pacific design automation, January 21-24, 2003, Kitakyushu, Japan [doi>10.1145/1119772.1119788]
• 11: Nghi Nguyen , Angel Dominguez , Rajeev Barua, Memory allocation for embedded systems with a compile-time-unknown scratch-pad size, Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, September 24-27, 2005, San Francisco, California, USA [doi>10.1145/1086297.1086313]
• 12: ARM, "ARM926EJ-S Technical Reference Manual," http://infocenter.arm.com/help/topic/com.arm.doc.ddi0198d/DDI0198_926_TRM.pdf.
• 13: P. Shivakumar and N. P. Jouppi, CACTI 3.2, http://www.hpl.hp.com/research/cacti/.
• 14: Samsung K4X51163PC Mobile DDR Synchronous DRAM, http://www.samsung.com/products/semiconductor/MobileSDRAM/2005.
• 15: MiBench Suite, http://www.eecs.umich.edu/mibench/.
• 16: T. Austin, SimpleScalar LLC, http://www.simplescalar.com/.
• 17: Intel IXP1200 Family of Network Processors - Product line, http://www.intel.com/design/network/products/npfamily/ixp1200.htm
• 18: The Cell project at IBM Research, http://www.research.ibm.com/cell/.