A combined analytical and simulation-based model for performance evaluation of a reconfigurable instruction set processor

ABSTRACT

Performance evaluation is a serious challenge in designing or optimizing reconfigurable instruction set processors. The conventional approaches based on synthesis and simulations are very time consuming and need a considerable design effort. A combined analytical and simulation-based model (CAnSO*) is proposed and validated for performance evaluation of a typical reconfigurable instruction set processor. The proposed model consists of an analytical core that incorporates statistics gathered from cycle-accurate simulation to make a reasonable evaluation and provide a valuable insight. Compared to cycle-accurate simulation results, CAnSO proves almost 2% variation in the speedup measurement.

REFERENCES

• 1: Francisco Barat , Rudy Lauwereins , Geert Deconinck, Reconfigurable Instruction Set Processors from a Hardware/Software Perspective, IEEE Transactions on Software Engineering, v.28 n.9, p.847-862, September 2002 [doi>10.1109/TSE.2002.1033225]
• 2: Nathan Clark , Manjunath Kudlur , Hyunchul Park , Scott Mahlke , Krisztian Flautner, Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.30-40, December 04-08, 2004, Portland, Oregon [doi>10.1109/MICRO.2004.5]
• 3: Enzler, R. and Platzner, M., "Application-driven design of dynamically reconfigurable processors," http://e-collection.ethbib.ethz.ch/browse/sg/092_e.html, 2001.
• 4: Kim, Y., Kiemb, M. and Choi, K., "Efficient design space exploration for domain-specific optimization of coarse-grained reconfigurable architecture," In Proc. of SoC Design Conference, pp. 12--17, 2005.
• 5: B. Kumar , E. S. Davidson, Computer system design using a hierarchical approach to performance evaluation, Communications of the ACM, v.23 n.9, p.511-521, Sept. 1980 [doi>10.1145/359007.359012]
• 6: Farhad Mehdipour , Hamid Noori , Morteza Saheb Zamani , Koji Inoue , Kazuaki Murakami, Design space exploration for a coarse grain accelerator, Proceedings of the 2008 conference on Asia and South Pacific design automation, January 21-24, 2008, Seoul, Korea
• 7: Bingfeng Mei , Serge Vernalde , Diederik Verkest , Rudy Lauwereins, Design Methodology for a Tightly Coupled VLIW/Reconfigurable Matrix Architecture: A Case Study, Proceedings of the conference on Design, automation and test in Europe, p.21224, February 16-20, 2004
• 8: Mibench, www.eecs.umich.edu/mibench.
• 9: S. Mohanty , V. K. Prasanna , S. Neema , J. Davis, Rapid design space exploration of heterogeneous embedded systems using symbolic search and multi-granular simulation, Proceedings of the joint conference on Languages, compilers and tools for embedded systems: software and compilers for embedded systems, June 19-21, 2002, Berlin, Germany
• 10: Noori, H., Mehdipour, F., Inoue, K., Murakami, K., "A reconfigurable functional unit with conditional execution for multi-exit custom instructions," IEICE Trans. ELECTRON., Vol. E91-C, No. 4, April 2008.
• 11: Simplescalar, www.simplescalar.com
• 12: Sami Yehia , Nathan Clark , Scott Mahlke , Krisztiàn Flautner, Exploring the design space of LUT-based transparent accelerators, Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, September 24-27, 2005, San Francisco, California, USA [doi>10.1145/1086297.1086301]