Fast and accurate performance simulation of embedded software for MPSoC

ABSTRACT

Performance simulation of software for Multiprocessor System-on-a-Chips (MPSoC) suffers from poor tool support. Cycle accurate simulation at Instruction Set Simulation level is too slow and inefficient for any design of realistic size. Behavioral simulation, though useful for functional analysis at high level, does not provide any performance information that is crucial for design and analysis of MPSoC implementations. As a consequence, designers are often reduced to manually annotate performance information onto behavioral models, which contributes further to inefficiency and inaccuracy. In this paper, we use structural performance models to provide fast and accurate simulation of software for MPSoC. We generate structural models automatically using GCC with accurate performance annotation while considering optimizations for instruction selection, branch prediction, and pipeline interlock. Our structural models are able to simulate at several orders of magnitude faster than ISS and provide less than 1% error on performance estimation. These models allow realistic MPSoC design space explorations based on performance characteristics with simulation speed comparable to behavioral simulation. We validate our simulation models with several benchmarks and demonstrate our approach with a design case study of an MPEG-2 decoder.

REFERENCES

• 1: Felice Balarin , Yosinori Watanabe , Harry Hsieh , Luciano Lavagno , Claudio Passerone , Alberto Sangiovanni-Vincentelli, Metropolis: An Integrated Electronic System Design Environment, Computer, v.36 n.4, p.45-52, April 2003 [doi>10.1109/MC.2003.1193228]
• 2: Luca Benini , Davide Bertozzi , Alessandro Bogliolo , Francesco Menichelli , Mauro Olivieri, MPARM: Exploring the Multi-Processor SoC Design Space with SystemC, Journal of VLSI Signal Processing Systems, v.41 n.2, p.169-182, September 2005 [doi>10.1007/s11265-005-6648-1]
• 3: A. Dixit. Networking applications for xtensa configurable processors. In Linley Tech, 2006.
• 4: Poletti Francesco , Paul Marchal , David Atienza , Luca Benini , Francky Catthoor , Jose M. Mendias, An integrated hardware/software approach for run-time scratchpad management, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996634]
• 5: Michael I. Gordon , William Thies , Saman Amarasinghe, Exploiting coarse-grained task, data, and pipeline parallelism in stream programs, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA
• 6: M. AbdElSalam Hassan , Keishi Sakanushi , Yoshinori Takeuchi , Masaharu Imai, RTK-Spec TRON: A Simulation Model of an ITRON Based RTOS Kernel in SystemC, Proceedings of the conference on Design, Automation and Test in Europe, p.554-559, March 07-11, 2005 [doi>10.1109/DATE.2005.263]
• 7: T. Kogel and D. Bussaglia. Systemc based design of an ip forwarding chip with cocentric system studio. In SNUG '02: Proceedings of Synopsys Users Group, 2002.
• 8: Marcello Lajolo , Mihai Lazarescu , Alberto Sangiovanni-Vincentelli, A compilation-based software estimation scheme for hardware/software co-simulation, Proceedings of the seventh international workshop on Hardware/software codesign, p.85-89, March 1999, Rome, Italy [doi>10.1145/301177.301493]
• 9: Jong-Yeol Lee , In-Cheol Park, Timed compiled-code simulation of embedded software for performance analysis of SOC design, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.513994]
• 10: Paul Lieverse , Todor Stefanov , Pieter van der Wolf , Ed Deprettere, System level design with spade: an M-JPEG case study, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
• 11: R. Le Moigne , O. Pasquier , J-P. Calvez, A Generic RTOS Model for Real-time Systems Simulation with SystemC, Proceedings of the conference on Design, automation and test in Europe, p.30082, February 16-20, 2004
• 12: Hiroaki Nakamura , Naoto Sato , Naoshi Tabuchi, An efficient and portable scheduler for RTOS simulation and its certified integration to SystemC, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
• 13: Andy D. Pimentel , Cagkan Erbas , Simon Polstra, A Systematic Approach to Exploring Embedded System Architectures at Multiple Abstraction Levels, IEEE Transactions on Computers, v.55 n.2, p.99-112, February 2006 [doi>10.1109/TC.2006.16]
• 14: Mehrdad Reshadi , Prabhat Mishra , Nikil Dutt, Instruction set compiled simulation: a technique for fast and flexible instruction set simulation, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.776026]
• 15: A. Rose, S. Swan, J. Pierce, and J. Fernandez. Transaction level modeling in systemc, 2005.
• 16: Pieter van der Wolf , Erwin de Kock , Tomas Henriksson , Wido Kruijtzer , Gerben Essink, Design and programming of embedded multiprocessors: an interface-centric approach, Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 08-10, 2004, Stockholm, Sweden [doi>10.1145/1016720.1016771]