Automatic instrumentation of embedded software for high level hardware/software co-simulation

ABSTRACT

We propose an automatic instrumentation method for embedded software annotation to enable performance modeling in high level hardware/software co-simulation environments. The proposed "cross-annotation" technique consists of extending a retargetable compiler infrastructure to allow the automatic instrumentation of embedded software at the basic block level. Thus, target and annotated native binaries are guaranteed to have isomorphic control flow graphs (CFG). The proposed method takes into account the processor-specific optimizations at the compiler level and proves to be accurate with low simulation overhead.

REFERENCES

• 1: Lukai Cai , Andreas Gerstlauer , Daniel Gajski, Retargetable profiling for rapid, early system-level design space exploration, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996651]
• 2: M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001 [doi>10.1109/WWC.2001.15]
• 3: P. Gerin , Hao Shen , A. Chureau , A. Bouchhima , A. Jerraya, Flexible and Executable Hardware/Software Interface Modeling for Multiprocessor SoC Design Using SystemC, Proceedings of the 2007 conference on Asia South Pacific design automation, p.390-395, January 23-26, 2007 [doi>10.1109/ASPDAC.2007.358017]
• 4: P. Giusto , G. Martin , E. Harcourt, Reliable estimation of execution time of embedded software, Proceedings of the conference on Design, automation and test in Europe, p.580-589, March 2001, Munich, Germany
• 5: Yonghyun Hwang , Samar Abdi , Daniel Gajski, Cycle-approximate retargetable performance estimation at the transaction level, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany [doi>10.1145/1403375.1403380]
• 6: Chris Lattner , Vikram Adve, LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation, Proceedings of the international symposium on Code generation and optimization: feedback-directed and runtime optimization, p.75, March 20-24, 2004, Palo Alto, California
• 7: J. Madsen, K. Virk, and M. J. Gonzalez. Abstract RTOS modelling for multiprocessor system-on-chip. In International Symposium on System-on-Chip. IEEE, 2003.
• 8: R. Le Moigne , O. Pasquier , J-P. Calvez, A Generic RTOS Model for Real-time Systems Simulation with SystemC, Proceedings of the conference on Design, automation and test in Europe, p.30082, February 16-20, 2004
• 9: Joshua J. Pieper , Alain Mellan , JoAnn M. Paul , Donald E. Thomas , Faraydon Karim, High level cache simulation for heterogeneous multiprocessors, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996652]
• 10: H. Posadas , F. Herrera , P. Sánchez , E. Villar , F. Blasco, System-Level Performance Analysis in SystemC, Proceedings of the conference on Design, automation and test in Europe, p.10378, February 16-20, 2004
• 11: Thomas Reps , Gogul Balakrishnan , Junghee Lim, Intermediate-representation recovery from low-level code, Proceedings of the 2006 ACM SIGPLAN symposium on Partial evaluation and semantics-based program manipulation, January 09-10, 2006, Charleston, South Carolina [doi>10.1145/1111542.1111560]
• 12: S. Yoo , G. Nicolescu , L. Gauthier , A. Jerraya, Automatic Generation of Fast Timed Simulation Models for Operating Systems in SoC Design, Proceedings of the conference on Design, automation and test in Europe, p.620, March 04-08, 2002
• 13: Haobo Yu , Andreas Gerstlauer , Daniel Gajski, RTOS scheduling in transaction level models, Proceedings of the 1st IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 01-03, 2003, Newport Beach, CA, USA [doi>10.1145/944645.944653]