A 65nm dual-mode baseband and multimedia application processor SoC with advanced power and memory management

ABSTRACT

A Dual-mode baseband (W-CDMA/HSDPA and GSM/GPRS/EDGE) and multimedia application processor SoC is described. The SoC fabricated in triple-Vth 65nm CMOS has 3 CPU cores and 20 separate power domains to achieve both high performance and low power. The SoC adopts the Partial Clock Activation scheme that reduces power by 42% for long-time music replay. The IP-MMU is introduced to reduce maximum memory footprint by 43MB, sharing external memory among CPUs and HW-IPs using virtual address space that enables reuse of physically fragmented memory.

REFERENCES

• 1: M. Ito, et al., "A 390MHz Single-Chip Application and Dual-Mode Baseband Processor in 90nm Triple-Vth CMOS," in IEEE ISSCC Dig. Tech. Papers, pp. 274--275, Feb. 2007.
• 2: G. Gammie, et al., "A 45nm 3.5G Baseband-and-Multimedia Application Processor using Adaptive Body-Bias and Ultra-Low-Power Techniques," in IEEE ISSCC Dig. Tech. Papers, pp. 258--259, Feb. 2008.
• 3: T. Hattori, et al., "A Power Management Scheme Controlling 20 Power Domains for a Single-Chip Mobile Processor," in IEEE ISSCC Dig. Tech. Papers, pp. 542--543, Feb. 2006.
• 4: Y. Kanno et al., "Hierarchical Power Distribution With Power-Tree in Dozens Power Domains for 90-nm Low-Power Multi-CPU SoCs," IEEE J. Solid-State Circuits, vol. 42, no. 1, pp. 74--83, Jan. 2007.