A framework for estimating NBTI degradation of microarchitectural components

ABSTRACT

Degradation of device parameters over the lifetime of a system is emerging as a significant threat to system reliability. Among the aging mechanisms, wearout resulting from NBTI is of particular concern in deep submicron technology generations. To facilitate architectural level aging analysis, a tool capable of evaluating NBTI vulnerabilities early in the design cycle has been developed. The tool includes workload-based temperature and performance degradation analysis across a variety of technologies and operating conditions, revealing a complex interplay between factors influencing NBTI timing degradation.

REFERENCES

• 1: B. Kaczer , V. Arkhipov , M. Jurczak , G. Groeseneken, Negative bias temperature instability (NBTI) in SiO₂ and SiON gate dielectrics understood through disorder-controlled kinetics, Microelectronic Engineering, v.80 n.1, p.122-125, June 2005 [doi>10.1016/j.mee.2005.04.054]
• 2: Wenping Wang , Shengqi Yang , Sarvesh Bhardwaj , Rakesh Vattikonda , Sarma Vrudhula , Frank Liu , Yu Cao, The impact of NBTI on the performance of combinational and sequential circuits, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California [doi>10.1145/1278480.1278573]
• 3: M. A. Alam and S. Mahapatra, "A comprehensive model of PMOS NBTI degradation," Microelectron Reliability, vol. 45, pp. 71--81, 2005.
• 4: S. Mahapatra , M. A. Alam , P. Bharath Kumar , T. R. Dalei , D. Varghese , D. Saha, Negative bias temperature instability in CMOS devices, Microelectronic Engineering, v.80 n.1, p.114-121, June 2005 [doi>10.1016/j.mee.2005.04.053]
• 5: S. Zafar, Y. H. Lee, and J. Stathis, "Evaluation of NBTI in HfO2 gate-dielectric stacks with tungsten gates," IEEE Electron Devices Lett, vol. 25, 2004.
• 6: M. A. Alam, "A critical examination of the mechanics of dynamic NBTI for pMOSFETS," IEDM Tech Dig, pp. 346--349, 2003.
• 7: D. Varghese, S. Mahapatra, and M. A. Alam, "Hole energy dependent interface trap generation in MOSFET Si/SiO2 interface," IEEE Electron Devices Lett, vol. 26, pp. 572--574, 2005.
• 8: S. Chakravarthi, A. T. Krishnan, V. Reddy, C. F. Machala, and S. Krishnan, "A comprehensive framework for predictive modeling of negative bias temperature instability," Proc. IEEE Int. Reliability Physics Symp, pp. 273--282, 2004.
• 9: Shekhar Borkar, Electronics beyond nano-scale CMOS, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1147115]
• 10: D. K. Schroder and J. A. Babcock, "Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing," Journal of Applied Physics, vol. 94, 2003.
• 11: Shekhar Borkar, Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation, IEEE Micro, v.25 n.6, p.10-16, November 2005 [doi>10.1109/MM.2005.110]
• 12: W. Wang, V. Reddy, A. T. Krishnan, S. Krishnan, and Y. Cao, "An Integrated Modeling Paradigm of Circuit Reliability for 65nm CMOS Technology," presented at CICC, 2007.
• 13: Y. C. W. Zhao, "New generation of Predictive Technology Model for sub-45nm early design exploration," IEEE Transactions on Electron Devices, vol. 53, pp. 2816--2823, November 2006.
• 14: Sanjay V. Kumar , Chris H. Kim , Sachin S. Sapatnekar, Impact of NBTI on SRAM Read Stability and Design for Reliability, Proceedings of the 7th International Symposium on Quality Electronic Design, p.210-218, March 27-29, 2006 [doi>10.1109/ISQED.2006.73]
• 15: Bipul C. Paul , Kunhyuk Kang , Haldun Kufluoglu , Muhammad Ashraful Alam , Kaushik Roy, Temporal performance degradation under NBTI: estimation and design for improved reliability of nanoscale circuits, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
• 16: Sanjay V. Kumar , Chris H. Kim , Sachin S. Sapatnekar, NBTI-aware synthesis of digital circuits, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California [doi>10.1145/1278480.1278574]
• 17: Wenping Wang , Zile Wei , Shengqi Yang , Yu Cao, An efficient method to identify critical gates under circuit aging, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
• 18: Jaume Abella , Xavier Vera , Antonio Gonzalez, Penelope: The NBTI-Aware Processor, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.85-96, December 01-05, 2007 [doi>10.1109/MICRO.2007.32]
• 19: T. Sakurai and A. R. Newton, "Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas," Solid-State Circuits, IEEE Journal of, vol. 25, pp. 584, 1990.
• 20: www.simplescalar.com.
• 21: W. Huang, K. Sankaranarayanan, R. J. Ribando, M. R. Stan, and K. Skadron. "An Improved Block-Based Thermal Model in HotSpot 4.0 with Granularity Considerations.," presented at In Proceedings of the Workshop on Duplicating, Deconstructing, and Debunking, in conjunction with the 34th International Symposium on Computer Architecture (ISCA), June 2007.
• 22: B. A. Gieseke, "A 600MHz superscalar RISC microprocessor with out-of-order execution," presented at 1997 IEEE International Solid-state Circuits Conference Digest of Technical Papers, 1997.
• 23: D. Meyer, "AMD-K7^(TM)," in Technology Presentation. Sunnyvale, CA: Advanced Micro Devices, Inc., 1998.
• 24: Nicholas J. Wang , Justin Quek , Todd M. Rafacz , Sanjay J. patel, Characterizing the Effects of Transient Faults on a High-Performance Processor Pipeline, Proceedings of the 2004 International Conference on Dependable Systems and Networks, p.61, June 28-July 01, 2004
• 25: www.spec.org.
• 26: http://www.itrs.net/.