The road to 3D EDA tool readiness

ABSTRACT

Today's SoCs/SIPs face numerous design challenges as increased integration of system components on a single die stretches the limits of technology and design capacity. 3D integration, where multiple dies are stacked and interconnected in the vertical dimension using through-silicon vias (TSVs), is probably the best hope for carrying ICs along (and even beyond) the path of Moore's law in the 21st century. However successful adoption of 3D ICs will require among other things modifications to EDA tools to enable 3D IC design. In this paper, we identify key stages in EDA that need modification to handle 3D ICs, highlight the challenges and review existing solutions, if they exist. Whenever appropriate, at a particular stage, we also provide preferred features of the solutions necessary to enable 3D IC design with the least amount of disruption.

REFERENCES

• 1: P. Ramm, D. Bonfert, R. Ecke, and et al., "InterChip Via Technology by Using Copper for Vertical System Integration," in Proc. of Advanced Metallization Conference, Oct. 2001.
• 2: P. Leduc, "What is 3d ic integration and what metrology is needed," in Conference on Frontiers of Characterization and Metrology for Nanoelectronics, Mar. 2007.
• 3: Samsung Claims Thinnest Substrate, Sept. 2007, EE Times (http://www.eetimes.com/).
• 4: E. Beyne, "3d system integration technologies," in International Symposium on VLSI Technology, Systems, and Applications. IEEE, Apr. 2006, pp. 1--9.
• 5: P. Morrow, C.-M. Park, S. Ramanathan, and et al., "Three-dimensional wafer stacking via cu-cu bonding integrated with 65-nm strained-si/lowk cmos technology," IEEE Electron Device Letters, vol. 27, no. 5, pp. 335--337, May 2006.
• 6: P. Leduc, F. Crecy, M. Fayolle, and et al., "Challenges for 3d ic integration: Bonding quality and thermal management," in International Interconnect Technology Conference, 2007, pp. 210--212.
• 7: 3D IC Report, 2007, Yole Development (http://www.yole.fr/).
• 8: Brent Goplen , Sachin Spatnekar, Placement of 3D ICs with thermal and interlayer via considerations, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California [doi>10.1145/1278480.1278637]
• 9: Kerry Bernstein , Paul Andry , Jerome Cann , Phil Emma , David Greenberg , Wilfried Haensch , Mike Ignatowski , Steve Koester , John Magerlein , Ruchir Puri , Albert Young, Interconnects in the third dimension: design challenges for 3D ICs, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California [doi>10.1145/1278480.1278623]
• 10: J. Cong, Thermal Aware 3D IC Physical Design and Architecture Exploration, Oct. 2007, Sematech 3D Conference.
• 11: M. Tsai and S. Sinha, "Fixed-outline 3d floorplanning," in Synopsys Internal Report, 2007.
• 12: A. Kaleteros J. A. Davis, R. Venkatesan and et. al., "Interconnect limits on gigascale integration (gsi) in the 21st century," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2001.
• 13: Kiarash Bazargan , Ryan Kastner , Majid Sarrafzadeh, 3-D Floorplanning: Simulated Annealing and Greedy Placement Methods for Reconfigurable Computing Systems, Proceedings of the Tenth IEEE International Workshop on Rapid System Prototyping, p.38, June 16-18, 1999
• 14: Lei Cheng , Liang Deng , Martin D. F. Wong, Floorplanning for 3-D VLSI design, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China [doi>10.1145/1120725.1120899]
• 15: H. Yamazaki, K. Sakanushi, S. Nakatake, and et al., "The 3d-packing by meta data structure and packing heuristics," IEICE Trans. Fundamentals, vol. E38-A, pp. 639--645, 2000.
• 16: Yangdong Deng , Wojciech P. Maly, Interconnect characteristics of 2.5-D system integration scheme, Proceedings of the 2001 international symposium on Physical design, p.171-175, April 01-04, 2001, Sonoma, California, United States [doi>10.1145/369691.369763]
• 17: P. Shiu, R. Ravichandran, S. Easwar, and S. K. Lim, "Multi-layer floorplanning for reiable system-on-package," in Int. Symp. Circuits System, 2004, pp. V69--V72.
• 18: J. Cong , Jie Wei , Yan Zhang, A thermal-driven floorplanning algorithm for 3D ICs, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.306-313, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382591]
• 19: Z. Li, X. Hong, Q. Zhou, and et al., "Hierarchical 3d floorplanning algorithm for wirelength optimization," in IEEE Transcations on Circuits and Systems, 2006, pp. 2637--2646.
• 20: Pingqiang Zhou , Yuchun Ma , Zhouyuan Li , Robert P. Dick , Li Shang , Hai Zhou , Xianlong Hong , Qiang Zhou, 3D-STAF: scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
• 21: Eric Wong , Sung Kyu Lim, 3D floorplanning with thermal vias, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
• 22: Zhuoyuan Li , Xianlong Hong , Qiang Zhou , Shan Zeng , Jinian Bian , Hannah Yang , Vijay Pitchumani , Chung-Kuan Cheng, Integrating dynamic thermal via planning with 3D floorplanning algorithm, Proceedings of the 2006 international symposium on Physical design, April 09-12, 2006, San Jose, California, USA [doi>10.1145/1123008.1123048]
• 23: P. Marchal, D. Milojevic, P. Raghavan, and D. Verkest, PathFinding - Determining the technology/design sweetspot, Sept. 2008, 3D IC Design and Architecture Workshop.
• 24: Jia-Wei Fang , I-Jye Lin , Ping-Hung Yuh , Yao-Wen Chang , Jyh-Herng Wang, A routing algorithm for flip-chip design, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.753-758, November 06-10, 2005, San Jose, CA
• 25: Jia-Wei Fang , Chin-Hsiung Hsu , Yao-Wen Chang, An integer linear programming based routing algorithm for flip-chip design, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California [doi>10.1145/1278480.1278633]
• 26: Wei Huang , Mircea R. Stan , Kevin Skadron , Karthik Sankaranarayanan , Shougata Ghosh , Sivakumar Velusam, Compact thermal modeling for temperature-aware design, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996800]
• 27: Y. Cheng, P. Raha, C. Teng, and et al., "Illiads-t: An electrothermal timing simulator for temperature-sensitive reliability diagnosis of cmos vlsi chips," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 17, no. 8, pp. 668--681, Aug. 1998.
• 28: Ting-Yuan Wang , Charlie Chung-Ping Chen, Thermal-ADI: a linear-time chip-level dynamic thermal-simulation algorithm based on alternating-direction-implicit (ADI) method, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.4, p.691-700, August 2003 [doi>10.1109/TVLSI.2003.812372]
• 29: Peng Li , L. T. Pileggi , M. Asheghi , R. Chandra, Efficient full-chip thermal modeling and analysis, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.319-326, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382594]
• 30: P. Wilkerson, A. Raman, and M. Turowski, "Fast, automated thermal simulation of three-dimensional integrated circuits," in Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems. IEEE, June 2004, pp. 706--713.
• 31: Jason Cong , Guojie Luo , Jie Wei , Yan Zhang, Thermal-Aware 3D IC Placement Via Transformation, Proceedings of the 2007 conference on Asia South Pacific design automation, p.780-785, January 23-26, 2007 [doi>10.1109/ASPDAC.2007.358084]
• 32: Brent Goplen , Sachin Sapatnekar, Efficient Thermal Placement of Standard Cells in 3D ICs using a Force Directed Approach, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.86, November 09-13, 2003 [doi>10.1109/ICCAD.2003.60]
• 33: Brent Goplen , Sachin Sapatnekar, Thermal via placement in 3D ICs, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA [doi>10.1145/1055137.1055171]
• 34: W. Kao, C. Lo, M. Basel, and R. Singh, "Parasitic extraction: current state of the art and future trends," Proceedings of IEEE, vol. 89, no. 5, pp. 729--739, 2001.
• 35: Sachin Sapatnekar, Timing, Springer-Verlag New York, Inc., Secaucus, NJ, 2004
• 36: Jiérâi Vlach , Kishore Singhal, Computer Methods for Circuit Analysis and Design, John Wiley & Sons, Inc., New York, NY, 1993
• 37: Charles Chiang , Jamil Kawa, Design for Manufacturability and Yield for Nano-Scale CMOS, Springer-Verlag New York, Inc., Secaucus, NJ, 2007
• 38: Min Zhao , Rajendran V. Panda , Sachin S. Sapatnekar , Tim Edwards , Rajat Chaudhry , David Blaauw, Hierarchical analysis of power distribution networks, Proceedings of the 37th conference on Design automation, p.150-155, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337355]
• 39: Rajat Chaudhry , Rajendran Panda , Tim Edwards , David Blaauw, Design and Analysis of Power Distribution Networks with Accurate RLC Models, Proceedings of the 13th International Conference on VLSI Design, p.151, January 04-07, 2000
• 40: D. Lewis and H.-H. S. Lee, "A scan-island based design enabling prebond testability in die-stacked microprocessors," in International Test Conference. IEEE, 2007.