Noise minimization during power-up stage for a multi-domain power network

ABSTRACT

With the popularity of Multiple Power Domain (MPD) design, the multi-domain power network noise analysis and minimization is becoming important. This paper describes an efficient heuristic algorithm to arrange the power-up sequence in a multi-domain power network in order to minimize the noise. We present a formulation of this problem and show it is NP-complete. Therefore, we propose a simulated annealing (SA) based algorithm with preprocessing. Experimental results show that the proposed algorithm can minimize the noise close to the minimal values. In terms of efficiency, the SA algorithm is more than hundreds of times faster than the enumerating method and the running time scales well for these cases with the number of domains. In addition, we discuss the trade off between power-up efficiency and noise.

REFERENCES

• 1: Y. Ogasahara, T. Enami, M. Hashimoto, et al., "Validation of a full-chip simulation model for supply noise and delay dependence on average voltage drop with on-chip delay measurement," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 54, no. 10, pp. 868--872, Oct. 2007.
• 2: G. Bai , S. Bobba , I. N. Hajj, Simulation and optimization of the power distribution network in VLSI circuits, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
• 3: Jeffrey Fan , I-Fan Liao , X.-D Sheldon , Yici Cai , Xianlong Hong, Localized On-Chip Power Delivery Network Optimization via Sequence of Linear Programming, Proceedings of the 7th International Symposium on Quality Electronic Design, p.272-277, March 27-29, 2006 [doi>10.1109/ISQED.2006.81]
• 4: Zhenyu Qi , Hang Li , Sheldon X. -D. Tan , Lifeng Wu , Yici Cai , Xianlong Hong, Fast Decap Allocation Algorithm For Robust On-Chip Power Delivery, Proceedings of the 6th International Symposium on Quality of Electronic Design, p.542-547, March 21-23, 2005 [doi>10.1109/ISQED.2005.57]
• 5: Wanping Zhang , Yi Zhu , Wenjian Yu , Ling Zhang , Rui Shi , He Peng , Zhi Zhu , Lew Chua-Eoan , Rajeev Murgai , Toshiyuki Shibuya , Nuriyoki Ito , Chung-Kuan Cheng, Finding the worst voltage violation in multi-domain clock gated power network, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany [doi>10.1145/1403375.1403504]
• 6: M. Keating, D. Flynn, R. Aitken, A. Gibbons, K. Shi, Low Power Methodology Manual, Springer, 2007.
• 7: J. Salmon, N. Dour, "Circuit for independent power-up sequence of a multi-voltage chip," US Patent 6236250, 2001.
• 8: N. Ranjan, "Mixed voltage, multi-rail, high drive, low noise, adjustable slew rate input/output buffer," US Patent 5862390, 1999.
• 9: Y. Kanno, et al., "Hierarchical power distribution with 20 power domains in 90nm low-power multi-CPU processor," in Proc. ISSCC, Feb. 2006, pp. 2200--2209.
• 10: T. Hattori, et al., "A power management scheme controlling 20 power domains for a single-chip mobile processor," in Proc. ISSCC, Feb. 2006, pp. 2210--2219.
• 11: Michael R. Garey , David S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, W. H. Freeman & Co., New York, NY, 1979