High performance on-chip differential signaling using passive compensation for global communication

ABSTRACT

To address the performance limitation brought by the scaling issues of on-chip global wires, a new configuration for global wiring using on-chip lossy transmission lines is proposed and optimized. We propose a signaling structure to compensate the distortion and attenuation of on-chip transmission lines, which uses passive compensation and inserts repeated transceivers composing sense amplifiers and inverter chains. An optimization flow for designing this scheme based on eye-diagram prediction and sequential quadratic programming (SQP) is devised. This flow is used to study the latency, power dissipation and throughput performance of the new global wiring scheme as the technology scales from 90 nm to 22 nm. Comparing to repeated RC wire, experimental results demonstrate that at 22 nm technology node, the new scheme can reduce the normalized delay by 80%-95%, the normalized energy consumption by 50%-94%. The normalized latency is 10 ps/mm, the energy per bit is 20 pJ/m, and the throughput is 15 Gbps/μm. All performance metrics are scalable with technology, which makes this approach a potential candidate to break the "interconnect wall" of digital system performance.

REFERENCES

• 1: S. I. Association. (2004, 2006, 2007) International technology roadmap for semiconductors. {Online}. Available: http://www.itrs.net
• 2: Nir Magen , Avinoam Kolodny , Uri Weiser , Nachum Shamir, Interconnect-power dissipation in a microprocessor, Proceedings of the 2004 international workshop on System level interconnect prediction, February 14-15, 2004, Paris, France [doi>10.1145/966747.966750]
• 3: Ling Zhang , Hongyu Chen , Bo Yao , Kevin Hamilton , Chung-Kuan Cheng, Repeated On-Chip Interconnect Analysis and Evaluation of Delay, Power, and Bandwidth Metrics under Different Design Goals, Proceedings of the 8th International Symposium on Quality Electronic Design, p.251-256, March 26-28, 2007 [doi>10.1109/ISQED.2007.139]
• 4: M. P. Flynn , J. J. Kang, Global signaling over lossy transmission lines, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.985-992, November 06-10, 2005, San Jose, CA
• 5: A. Tsuchiya, M. Hashimoto, and H. Onadera, "Design guidline for resistive termination of on-chip high-speed interconnects," in IEEE Custom Integrated Circuits Conference, Sept. 2005, pp. 613--616.
• 6: Hongyu Chen , Rui Shi , Chung-Kuan Cheng , David M. Harris, Surfliner: A Distortionless Electrical Signaling Scheme for Speed of Light On-Chip Communications, Proceedings of the 2005 International Conference on Computer Design, p.497-502, October 02-05, 2005 [doi>10.1109/ICCD.2005.102]
• 7: Haikun Zhu , Rui Shi , Chung-Kuan Cheng , Hongyu Chen, Approaching Speed-of-light Distortionless Communication for On-chip Interconnect, Proceedings of the 2007 conference on Asia South Pacific design automation, p.684-689, January 23-26, 2007 [doi>10.1109/ASPDAC.2007.358066]
• 8: C. C. Liu, H. Zhu, and C. K. Cheng, "Passive compensation for high performance inter-chip communication," in Proceedings. of IEEE International Conference on Computer Design, Oct. 2007, pp. 547--552.
• 9: J. Shin and K. Aygun, "On-package continuous-time linear equalizer using embedded passive components," in IEEE Electrical Performance of Electronic Packaging, Oct. 2007, pp. 147--150.
• 10: Ling Zhang , Wenjian Yu , Haikun Zhu , Alina Deutsch , George A. Katopis , Daniel M. Dreps , Ernest Kuh , Chung-Kuan Cheng, Low power passive equalizer optimization using tritonic step response, Proceedings of the 45th annual conference on Design automation, June 08-13, 2008, Anaheim, California [doi>10.1145/1391469.1391613]
• 11: Ling Zhang , Wenjian Yu , Yulei Zhang , Renshen Wang , Alina Deutsch , George A. Katopis , Daniel M. Dreps , James Buckwalter , Ernest Kuh , Chung-Kuan Cheng, Low Power Passive Equalizer Design for Computer Memory Links, Proceedings of the 2008 16th IEEE Symposium on High Performance Interconnects, p.51-56, August 26-28, 2008 [doi>10.1109/HOTI.2008.23]
• 12: Byungsub Kim , Vladimir Stojanović, Equalized interconnects for on-chip networks: modeling and optimization framework, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
• 13: M. Hashimoto, A. Tsuchiya, A. Shinmyo, and H. Onodera, "Performance prediction of on-chip high-throughput global signaling," in IEEE. Electrical Performance of Electronic Packaging, 2005, pp. 79--82.
• 14: M. Hashimoto, A. Tsuchiya, and H. Onodera, "On-chip global signaling by wave pipelining," in IEEE. Electrical Performance of Electronic Packaging, 2004, pp. 311--314.
• 15: H. Ito, J. Inoue, S. Gomi, H. Sugita, K. Okada, and K. Masu, "On-chip transmission line for long global interconnects," in IEEE. Int. Electron Device Meeting, 2004, pp. 677--680.
• 16: M. C. Biggs, "Constrained minimization using recursive quadratic programming: some alternative subproblem formulations," in L. C. W. Dixon and G. P. Szego, eds., Towards global optimization. North-Holland, Amsterdam, 1975.
• 17: Howard Johnson , Martin Graham, High-speed signal propagation: advanced black magic, Prentice Hall Press, Upper Saddle River, NJ, 2003
• 18: D. Schinkel, E. Mensink, E. Klumperink, E. Tuiji, and B. Nauta, "A double-tail latch-type voltage sense amplifier with 18ps setup+hold time," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2007, pp. 314--316.
• 19: R. Shi, W. Yu, and C. Cheng, "Accurate prediction of eye-diagram characteristics based on step response," in Proc. IEEE/ACM International Conference on Computer-Aided Design, 2008, pp. 655--661.
• 20: S. Uemura, A. Tsuchiya, and H. Onodera, "A predictive transistor model based on itrs roadmap," in Proceedings of General Conference of IEICE, Mar. 2006, p. 81.
• 21: IBM, "IBM electromagnetic field solver suite of tools," in http://www.alphaworks.ibm.com/tech/eip.
• 22: IBM, "Powerspice user's guide, version 2.0," 2005.