Stochastic current prediction enabled frequency actuator for runtime resonance noise reduction

ABSTRACT

Power delivery network (PDN) is a distributed RLC network with its dominant resonance frequency in the low-to-middle frequency range. Though high-performance chips' working frequencies are much higher than this resonance frequency in general, chip runtime loading frequency is not. When a chip executes a chunk of instructions repeatedly, the induced current load may have harmonic components close to this resonance frequency, causing excessive power integrity degradation. Existing PDN design solutions are, however, mainly targeted at reducing high-frequency noise and not effective to suppress such resonance noise. In this work, we propose a novel approach to proactively suppress this type of noise. A method based on a high dimension generalized Markov process is developed to predict current load variation. Based on such prediction, a clock frequency actuator design is proposed to proactively select an optimal clock frequency to suppress the resonance. To the best of our knowledge, this is the first in-depth study on proactively reducing runtime instruction execution induced PDN resonance noise.

REFERENCES

• 1: K. Bathey and M. Swaminathan, "Resonance analysis and simulation in packages," in Electrical Performance of Electronic Packaging, pp. 169--172, Oct. 1995.
• 2: H. Su, S. S. Sapatnekar, and S. R. Nassif, "Optimal decoupling capacitor sizing and placement for standard-cell layout designs," IEEE Trans. on CAD, vol. 22, pp. 428--436, April 2003.
• 3: K.-H. Erhard, F. Johannes, and R. Dachauer, "Topology optimization techniques for power/ground networks in VLSI," in IEEE/ACM DATE, 1992.
• 4: Xiang-Dong Tan , C.-J. Richard Shi , Dragos Lungeanu , Jyh-Chwen Lee , Li-Pen Yuan, Reliability-constrained area optimization of VLSI power/ground networks via sequence of linear programmings, Proceedings of the 36th ACM/IEEE conference on Design automation, p.78-83, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.309880]
• 5: Min Zhao , Rajendran Panda , Savithri Sundareswaran , Shu Yan , Yuhong Fu, A fast on-chip decoupling capacitance budgeting algorithm using macromodeling and linear programming, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1146967]
• 6: Yiyu Shi , Jinjun Xiong , Chunchen Liu , Lei He, Efficient decoupling capacitance budgeting considering operation and process variations, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
• 7: J. Xu, P. Hazucha, M. Huang, P. Aseron, F. Paillet, G. Schrom, J. Tschanz, C. Zhao, V. De, T. Karnik, and G. Taylor, "On-Die Supply-Resonance Suppression Using Band-Limited Active Damping," in IEEE International Solid State Circuits Conference, pp. 286--288, 2007.
• 8: Meeta S. Gupta , Jarod L. Oatley , Russ Joseph , Gu-Yeon Wei , David M. Brooks, Understanding voltage variations in chip multiprocessors using a distributed power-delivery network, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
• 9: M. Ang, R. Salem, and A. Taylor, "An On-Chip Voltage Regulator Using Switched Decoupling Capacitors," in IEEE International Solid State Circuits Conference, 2000.
• 10: Jian Liu , Rafic Z. Makki, SRAM Test Using On-Chip Dynamic Power Supply Current Sensor, Proceedings of the 1998 IEEE International Workshop on Memory Technology, Design and Testing, p.57, August 24-25, 1998
• 11: Y. Lechuga , R. Mozuelos , M. Martínez , S. Bracho, Built-In Dynamic Current Sensor for Hard-to-Detect Faults in Mixed-Signal Ics, Proceedings of the conference on Design, automation and test in Europe, p.205, March 04-08, 2002
• 12: A. Waizman and C.-Y. Chung, "Resonant Free Power Network Design Using Extended Adaptive Voltage Positioning (EVAP) Methodology," IEEE Trans. on Advanced Packaging, 2001.
• 13: Y. Sumi and et al, "PLL frequency synthesizer with an auxiliary programmable divider," in IEEE ISCAS, pp. 532--536, Jul. 1999.
• 14: S. Khadanga, "Synchronous programmable divider design for PLL Using 0.18 um CMOS technology," in International Workshop on System-on-Chip for Real-Time Applications, 2003.
• 15: A. K. Basu, An Introduction to Stochastic Process. Alpha Science Int'l Ltd., 2003.
• 16: Simon Haykin, Adaptive filter theory (2nd ed.), Prentice-Hall, Inc., Upper Saddle River, NJ, 1991
• 17: D. Kouroussis , I. A. Ferzli , F. N. Najm, Incremental partitioning-based vectorless power grid verification, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.358-364, November 06-10, 2005, San Jose, CA