Prototyping pipelined applications on a heterogeneous FPGA multiprocessor virtual platform

ABSTRACT

Multiprocessors on a chip are the reality of these days. Semiconductor industry has recognized this approach as the most efficient in order to exploit chip resources, but the success of this paradigm heavily relies on the efficiency and widespread diffusion of parallel software. Among the many techniques to express the parallelism of applications, this paper focuses on pipelining, a technique well suited to data-intensive multimedia applications. We introduce a prototyping platform (FPGA-based) and a methodology for these applications. Our platform consists of a mix of standard and custom heterogeneous cores. We discuss several case studies, analyzing the interaction of the architecture and applications and we show that multimedia and telecommunication applications with unbalanced pipeline stages can be easily deployed. Our framework eases the development cycle and enables the developers to focus directly on the problems posed by the programming model in the direction of the implementation of a production system.

REFERENCES

• 1: Leon3 Processor. available at http://www.gaisler.com.
• 2: Research Accelerator for Multiple Processors (RAMP), http://ramp.eecs.berkeley.edu/.
• 3: Philippe Bonnot , Fabrice Lemonnier , Gilbert Edelin , Gérard Gaillat , Olivier Ruch , Pascal Gauget, Definition and SIMD implementation of a multi-processing architecture approach on FPGA, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany [doi>10.1145/1403375.1403523]
• 4: C. R. Clark, R. Nathuji, and H.-H. S. Lee. Using an fpga as a prototyping platform for multi-core processor applications. In WARFP-2005: Workshop on Architecture Research using FPGA Platforms, February 2005.
• 5: William J. Dally , Ujval J. Kapasi , Brucek Khailany , Jung Ho Ahn , Abhishek Das, Stream Processors: Progammability and Efficiency, Queue, v.2 n.1, March 2004 [doi>10.1145/984458.984486]
• 6: P. Gai, G. Lipari, M. Di Natale, M. Duranti, and A. Ferrari. Support for multiprocessor synchronization and resource sharing in system-on-programmable chips with softcores. In IEEE International SOC Conference, pages 109--110, September 2005.
• 7: Michael I. Gordon , William Thies , Saman Amarasinghe, Exploiting coarse-grained task, data, and pipeline parallelism in stream programs, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA
• 8: M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001 [doi>10.1109/WWC.2001.15]
• 9: Austin Hung , William Bishop , Andrew Kennings, Symmetric Multiprocessing on Programmable Chips Made Easy, Proceedings of the conference on Design, Automation and Test in Europe, p.240-245, March 07-11, 2005 [doi>10.1109/DATE.2005.286]
• 10: Phil James-Roxby , Paul Schumacher , Charlie Ross, A Single Program Multiple Data Parallel Processing Platform for FPGAs, Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.302-303, April 20-23, 2004
• 11: R. K. Karanam, A. Ravindran, and A. Mukherjee. A stream chip multiprocessor for bioinformatics. In dasCMP '07: Workshop on Design, Architecture and Simulation of Chip Multi-Processors, December 2007.
• 12: Charlene O'Hanlon, A Conversation with John Hennessy and David Patterson, Queue, v.4 n.10, December-January 2006-2007 [doi>10.1145/1189276.1189286]
• 13: K. Ravindran, N. Satish, Y. Jin, and K. Keutzer. An fpga-based soft multiprocessor system for ipv4 packet forwarding. pages 487--492, August 2005.
• 14: Seng Lin Shee , Sri Parameswaran, Design methodology for pipelined heterogeneous multiprocessor system, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California [doi>10.1145/1278480.1278682]
• 15: Antonino Tumeo , Marco Branca , Lorenzo Camerini , Marco Ceriani , Gianluca Palermo , Fabrizio Ferrandi , Donatella Sciuto , Matteo Monchiero, A dual-priority real-time multiprocessor system on FPGA for automotive applications, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany [doi>10.1145/1403375.1403625]