| Hardware-dependent software synthesis for many-core embedded systems |
| Full text |
Pdf
(255 KB)
|
Source
|
Asia and South Pacific Design Automation Conference
archive
Proceedings of the 2009 Asia and South Pacific Design Automation Conference
table of contents
Yokohama, Japan
SESSION: Hardware dependent software for multi- and many-core embedded systems
table of contents
Pages 304-310
Year of Publication: 2009
ISBN:978-1-4244-2748-2
|
|
Authors
|
|
Samar Abdi
|
University of California, Irvine, CA
|
|
Gunar Schirner
|
University of California, Irvine, CA
|
|
Ines Viskic
|
University of California, Irvine, CA
|
|
Hansu Cho
|
University of California, Irvine, CA
|
|
Yonghyun Hwang
|
University of California, Irvine, CA
|
|
Lochi Yu
|
University of California, Irvine, CA
|
|
Daniel Gajski
|
University of California, Irvine, CA
|
|
| Sponsors |
|
| Publisher |
IEEE Press
Piscataway, NJ, USA
|
| Bibliometrics |
Downloads (6 Weeks): 27, Downloads (12 Months): 118, Citation Count: 0
|
|
|
ABSTRACT
This paper presents synthesis of Hardware Dependent Software (HdS) for multicore and many-core designs using Embedded System Environment (ESE). ESE is a tool set, developed at UC Irvine, for transaction level design of multicore embedded systems. HdS synthesis is a key component of ESE backend design flow. We follow a design process that starts with an application model consisting of C processes communicating via abstract message passing channels. The application model is mapped to a platform net-list of SW and HW cores, buses and buffers. A high speed transaction level model (TLM) is generated to validate abstract communication between processes mapped to different cores. The TLM is further refined into a Pin-Cycle Accurate Model (PCAM) for board implementation. The PCAM includes C code for all the HdS layers including routing, packeting, synchronization and bus transfer. The generated HdS methods provide a library of application level services to the C processes on individual SW cores. Therefore, the application developer does not need to write low level HdS for board implementation. Synthesis results for an multi-core MP3 decoder design, using ESE, show that the HdS is generated in order of seconds, compared to hours of manual coding. The quality of synthesized code is comparable to manually written code in terms of performance and code size.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
Altera SOPC Builder{online}. Available: http://www.altera.com/.
|
| |
2
|
Automotive Open System Architecture{online}. Available: http://www.autosar.org/.
|
| |
3
|
Embedded System Environment{online}. Available: http://www.cecs.uci.edu/~ese/.
|
| |
4
|
OSEK{online}. Available: http://www.osek-vdx.org/.
|
| |
5
|
SystemC, OSCI{online}. Available: http://www.systemc.org/.
|
| |
6
|
Xilinx Embedded Development Kit{online}. Available: http://www.xilinx.com/.
|
| |
7
|
Felice Balarin , Massimiliano Chiodo , Paolo Giusto , Harry Hsieh , Attila Jurecska , Luciano Lavagno , Claudio Passerone , Alberto Sangiovanni-Vincentelli , Ellen Sentovich , Kei Suzuki , Bassam Tabbara, Hardware-software co-design of embedded systems: the POLIS approach, Kluwer Academic Publishers, Norwell, MA, 1997
|
 |
8
|
Jordi Cortadella , Alex Kondratyev , Luciano Lavagno , Marc Massot , Sandra Moral , Claudio Passerone , Yosinori Watanabe , Alberto Sangiovanni-Vincentelli, Task generation and compile-time scheduling for mixed data-control embedded software, Proceedings of the 37th conference on Design automation, p.489-494, June 05-09, 2000, Los Angeles, California, United States
[doi> 10.1145/337292.337553]
|
| |
9
|
D. Gajski, J. Zhu, R. Domer, A. Gerstlauer, and S. Zhao. SpecC: Specification Language and Methodology. Kluwer Academic Publishers, January 2000.
|
| |
10
|
A. Gerstlauer, D. Shin, J. Peng, R. Domer, and D. D. Gajski. Automatic, layer-based generation of system-on-chip bus communication models. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 26(9), Spetember 2007.
|
| |
11
|
|
| |
12
|
|
| |
13
|
|
| |
14
|
M. Krause, O. Bringmann, and W. Rosenstiel. Target software generation: an approach for automatic mapping of systemc specifications onto real-time operating systems. Design Automation for Embedded Systems, 10(4), December 2005.
|
| |
15
|
T. Makkelainen. Hds from system-house perspective. In Hardware dependent Software Workshop at DAC, 2007.
|
| |
16
|
|
 |
17
|
|
 |
18
|
|
| |
19
|
S. Ritz and et al. High-level software synthesis for the design of communication systems. IEEE Journal on Selected Areas in Communications, April 1993.
|
| |
20
|
|
| |
21
|
A. Sangiovanni-Vincentelli and et al. A next-generation design framework for platform-based design. In Conference on Using Hardware Design and Verification Languages (DVCon), February 2007.
|
| |
22
|
|
| |
23
|
|
|