System-level process variability compensation on memory organizations: on the scalability of multi-mode memories

ABSTRACT

Process variation and the dynamism of modern applications can degrade the expected performance of a system. Execution time can be severely affected by both factors, resulting in deadline violations and energy consumption overheads. Memory organizations, which account for a large part of the system energy and the time budgets, are especially vulnerable to process variation. Configurable - multimode - memories are a promising technology to deal with these problems, but they also introduce new issues that need to be solved. Essentially, adding configuration capabilities to the memories comes with a cost, both in memory area and control complexity; hence, we need to evaluate what is the minimum amount of re-configurability to satisfy system's constraints. In this paper, we analyze the scalability of configurable memories and highlight the relationship among mode allocation, memory mapping and data allocation.

REFERENCES

• 1: Shekhar Borkar , Tanay Karnik , Vivek De, Design and reliability challenges in nanometer technologies, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996588]
• 2: Semiconductor Industries Association Roadmap. International Technology Roadmap for Semiconductors, Technical Reports, 2005.
• 3: P. S. Zuchowski , P. A. Habitz , J. D. Hayes , J. H. Oppold, Process and environmental variation impacts on ASIC timing, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.336-342, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382597]
• 4: H. Chang, H. Qian, and S. S. Sapatnekar. The certainty of uncertainty: randomness in nanometer design. In Integrated Circuit and System Design, Power and Timing, Modeling, Optimization and Simulation. 14th Int. Workshop. PATMOS, pages 36--47. Springer Verlag, 2004.
• 5: J. Croon, S. Decoutere, S. Sansen, and W. Maes. Physical modeling and prediction of the matching properties of MOSFETs. In ESSDERC'04: Proceedings of the 34th European Solid-State Device Research Conference, pages 193--196. IEEE Computer Society, 2004.
• 6: H. Wang, M. Miranda, A. Papanikolaou, and F. Catthoor. Variable tapered pareto buffer design and implementation techniques allowing runtime conguration for low power embedded SRAMs. IEEE Trans. VLSI., 13(10):1127--1135, 2005.
• 7: Hua Wang , Miguel Miranda , Wim Dehaene , Francky Catthoor , Karen Maex, Systematic Analysis of Energy and Delay Impact of Very Deep Submicron Process Variability Effects in Embedded SRAM Modules, Proceedings of the conference on Design, Automation and Test in Europe, p.914-919, March 07-11, 2005 [doi>10.1109/DATE.2005.291]
• 8: A. Agarwal, B. Paul, and K. Roy. Process variation in nano-scale memories: failure analysis and process tolerant 2003. architecture. In CICC'04: Proceedings of the conference on Custom Integrated Circuits, pages 353--356. IEEE Computer Society, 2004.
• 9: Todd Austin , David Blaauw , Trevor Mudge , Krisztián Flautner, Making Typical Silicon Matter with Razor, Computer, v.37 n.3, p.57-65, March 2004 [doi>10.1109/MC.2004.1274005]
• 10: Koichi Nose, Masayuki Hirabayashi, Hiroshi Kawaguchi, Seongsoo Lee, and Takayasu Sakurai. VTH-hopping scheme to reduce subthreshold leakage for low-power processors. IEEE Solid-State circuits, 37(3):413--419, 2002.
• 11: Seongsoo Lee , Takayasu Sakurai, Run-time voltage hopping for low-power real-time systems, Proceedings of the 37th conference on Design automation, p.806-809, June 05-09, 2000, Los Angeles, California, United States [doi>10.1145/337292.337785]
• 12: Sylvain Miermont , Pascal Vivet , Marc Renaudin, A Power Supply Selector for Energy- and Area-Efficient Local Dynamic Voltage Scaling, Proceedings of the 17th international workshop on Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation, September 03-05, 2007, Gothenburg, Sweden [doi>10.1007/978-3-540-74442-9_54]
• 13: Benton H. Calhoun and Anantha P. Chandrakasan. Ultra-dynamic voltage scaling (UDVS) using sub-threshold operation and local voltage dithering. In IEEE Journal of Solid-State Circuits, pages 238--245, 2006.
• 14: Concepción Sanz , Manuel Prieto , José Ignacio Gómez , Antonis Papanikolaou , Miguel Miranda , Francky Catthoor, Combining system scenarios and configurable memories to tolerate unpredictability, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.3, p.1-7, July 2008 [doi>10.1145/1367045.1367058]
• 15: F. Catthoor, K. Danckaert et al. Data access and storage management for embedded programmable processors. Springer, Boston MA, 2002.
• 16: M. Palkovic, E. Brockmeyer, F. Catthoor, H. Corporaal, and P. Van-broekhoven. Systematic preprocessing of data dependent constructs for embedded systems. In Integrated Circuit and System Design, Power and Timing, Modeling, Optimization and Simulation. 15th Int. Workshop. PATMOS, pages 89--99. Springer Verlag, 2005.
• 17: Ying Tan , Parth Malani , Qinru Qiu , Qing Wu, Workload prediction and dynamic voltage scaling for MPEG decoding, Proceedings of the 2006 conference on Asia South Pacific design automation, January 24-27, 2006, Yokohama, Japan [doi>10.1145/1118299.1118505]
• 18: Minas Dasygenis , Erik Brockmeyer , Bart Durinck , Francky Catthoor , Dimitrios Soudris , Antonios Thanailakis, A Memory Hierarchical Layer Assigning and Prefetching Technique to Overcome the Memory Performance/Energy Bottleneck, Proceedings of the conference on Design, Automation and Test in Europe, p.946-947, March 07-11, 2005 [doi>10.1109/DATE.2005.19]
• 19: ATOMIUM. http://www.imec.be/design/atomium/.
• 20: Hua Wang. Word and decoder organization exploration methodology for the generation of energy and delay trade-offs in embedded SRAMs. PhD thesis, Katholieke Universiteit Leuven, Belgium, 2007.