System-level cost analysis and design exploration for three-dimensional integrated circuits (3D ICs)

ABSTRACT

Three-dimensional integrated circuit (3D IC) is emerging as an attractive option for overcoming the barriers in interconnect scaling. The majority of the existing 3D IC research is focused on how to take advantage of the performance, power, smaller form-factor, and heterogeneous integration benefits that offered by 3D integration. However, all such advantages ultimately have to translate into cost savings when a design strategy has to be decided: Is 3D integration a cost effective technology for a particular IC design? Consequently, system-level cost analysis at the early design stage is imperative to help the decision making on whether 3D integration should be adopted. In this paper, we study the design estimation method for 3D ICs at the early design stage, and propose a cost analysis model to study the cost implication for 3D ICs, and address the following cost-related problems related to 3D IC design: (1) Do all the benefits of 3D IC design come with a much higher cost? (2) How can 3D integration be achieved in a cost-effective way? (3) Are there any design options to compensate the extra 3D bonding cost? A cost-driven 3D IC design flow is also proposed to guide the design space exploration for 3D ICs toward a cost-effective direction.

REFERENCES

• 1: K. Bernstein, "New Dimension in Performance," EDA Forum, vol. 3, no. 2, 2006.
• 2: T. Vucurevich, "The Long Road to 3D Integration: Are We There Yet?" in Keynote speech at the 3D Architecture Conference, 2007.
• 3: W. Rhett Davis , John Wilson , Stephen Mick , Jian Xu , Hao Hua , Christopher Mineo , Ambarish M. Sule , Michael Steer , Paul D. Franzon, Demystifying 3D ICs: The Pros and Cons of Going Vertical, IEEE Design & Test, v.22 n.6, p.498-510, November 2005 [doi>10.1109/MDT.2005.136]
• 4: Gabriel H. Loh , Yuan Xie , Bryan Black, Processor Design in 3D Die-Stacking Technologies, IEEE Micro, v.27 n.3, p.31-48, May 2007 [doi>10.1109/MM.2007.59]
• 5: Yuan Xie , Gabriel H. Loh , Bryan Black , Kerry Bernstein, Design space exploration for 3D architectures, ACM Journal on Emerging Technologies in Computing Systems (JETC), v.2 n.2, p.65-103, April 2006 [doi>10.1145/1148015.1148016]
• 6: Cristinel Ababei , Yan Feng , Brent Goplen , Hushrav Mogal , Tianpei Zhang , Kia Bazargan , Sachin Sapatnekar, Placement and Routing in 3D Integrated Circuits, IEEE Design & Test, v.22 n.6, p.520-531, November 2005 [doi>10.1109/MDT.2005.150]
• 7: Xiangyu Dong , Xiaoxia Wu , Guangyu Sun , Yuan Xie , Helen Li , Yiran Chen, Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacement, Proceedings of the 45th annual conference on Design automation, June 08-13, 2008, Anaheim, California [doi>10.1145/1391469.1391610]
• 8: G. Sun, X. Dong, Y. Xie, J. Li, and Y. Chen, "A Novel 3D Stacked MRAM Cache Architecture for CMPs," in International Symposium on High Performance Computer Architecture, 2009.
• 9: J. Cong , Jie Wei , Yan Zhang, A thermal-driven floorplanning algorithm for 3D ICs, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.306-313, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382591]
• 10: Shamik Das , Anantha Chandrakasan , Rafael Reif, Design tools for 3-D integrated circuits, Proceedings of the 2003 conference on Asia South Pacific design automation, January 21-24, 2003, Kitakyushu, Japan [doi>10.1145/1119772.1119783]
• 11: Y. Deng and W. Maly, "A Feasibility Study of 2.5D System Integration," in Custom Integrated Circuits Conference, 2003. Proceedings of the IEEE 2003, 2003, pp. 667--670.
• 12: L. Smith, G. Smith, S. Hosali, and S. Arkalgud, "3D: It All Comes Down to Cost," Proceedings of RTI Conference of 3D Architecture for Semiconductors and Packaging, 2007.
• 13: B. S. Landman , R. L. Russo, On a Pin Versus Block Relationship For Partitions of Logic Graphs, IEEE Transactions on Computers, v.20 n.12, p.1469-1479, December 1971 [doi>10.1109/T-C.1971.223159]
• 14: W. E. Donath, "Placement and Average Interconnection Lengths of Computer Logic," IEEE Trans. on Circuits and Systems, vol. 26, no. 4, pp. 272--277, 1979.
• 15: J. A. Davis, V. K. De, and J. D. Meindl, "A Stochastic Wire-Length Distribution for Gigascale Integration (GSI)łPart I: Derivation and Validation," IEEE Trans. on Electron Devices, vol. 45, no. 3, pp. 580--589, 1998.
• 16: Roshan Weerasekera , Li-Rong Zheng , Dinesh Pamunuwa , Hannu Tenhunen, Extending systems-on-chip to the third dimension: performance, cost and technological tradeoffs, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
• 17: A. B. Kahng, S. Mantik, and D. Stroobandt, "Toward Accurate Models of Achievable Routing," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 5, pp. 648--659, 2001.
• 18: P. Chong and R. K. Brayton, "Estimating and Optimizing Routing Utilization in DSM Design," in Workshop System-Level Interconnect Prediction, 1999.
• 19: S. C. Marc Tremblay, "A Third-Generation 65nm 16-Core 32-Thread Plus 32-Scout-Thread CMT SPARC(R) Processor," in International Solid State Circuit Conference, 2008, pp. 82--83.
• 20: Jan M. Rabaey, Digital integrated circuits: a design perspective, Prentice-Hall, Inc., Upper Saddle River, NJ, 1996
• 21: "IC Cost Model, 2008 revision 0808a," in IC Knowledge LLC, 2008.
• 22: H. B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI. Addison-Wesley, 1990.
• 23: S. Borkar, "3D-Technology: A System Perspective," in International 3D-System Integration Conference, 2008.
• 24: "http://techresearch.intel.com/articles/Tera-Scale/1421.htm," 2007.
• 25: "http://www.opensparc.net/," 2008.