|
ABSTRACT
We discuss hardware and software aspects of GPGPU, specifically focusing on NVIDIA cards and CUDA, from the viewpoints of parallel computing. The major weak points of GPU against newest supercomputers are identified to be and summarized as only four points: large SIMD vector length, small memory, absence of fast L2 cache, and high register spill penalty. As software concerns, we derive optimal scheduling algorithm for latency hiding of host-device data transfer, and discuss SPMD parallelism on GPUs.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
T. Aoki and S. Ogawa, "Iterative Solver using CUDA for Poisson Equation," Proceedings of 36th Visualization Symposium, vol. 28, suppl. no. 1, pp. 255--258, 2008 (in Japanese).
|
| |
2
|
|
| |
3
|
S. Hirasawa, Y. Nakanishi, H. Watanabe, and H. Honda, "Common Description Language of SIMD Instructions for Performance Portability," Proceedings of the 2008 International Conference on Parallel and Distributed Processing Techniques and Applications (PDPTA'08), pp. 52--58, 2008.
|
| |
4
|
NVIDIA, "NVIDIA CUDA Compute Unified Device Architecture Programming Guide," version 2.0, 2008.
|
| |
5
|
The 31st TOP500 list, http://www.top500.org/, November, 2008.
|
| |
6
|
NVIDIA, "The CUDA Compiler Driver NVCC," version 2.0, 2008.
|
| |
7
|
|
| |
8
|
|
|