Flexible and abstract communication and interconnect modeling for MPSoC

ABSTRACT

Current multiprocessor systems on chip (MPSoC) architectures integrate a massive number of IPs that need to exchange data in complex and diverse synchronization ways. The key challenge when designing MPSoC is that the communication architecture needs to be decided at the beginning of the design, before all the details about mapping the application on the architecture are known. These early decisions cause two difficulties: how to select the best communication architecture and how to estimate the effect of mapping the application onto the communication resources. In this paper, we propose high level communication models that allow early accurate performance estimation of both communication architecture and communication mapping. We applied the proposed modeling methods to analyze the impact on performance in case of two network topologies and several communication mapping schemes for the H.264 Encoder application.

REFERENCES

• 1: Wayne Wolf, High-Performance Embedded Computing: Architectures, Applications, and Methodologies, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2006
• 2: Luca Benini , Giovanni De Micheli, Networks on Chips: A New SoC Paradigm, Computer, v.35 n.1, p.70-78, January 2002 [doi>10.1109/2.976921]
• 3: Cesar A. Zeferino , Márcio E. Kreutz , Luigi Carro , Altamiro A. Susin, A Study on Communication Issues for Systems-on-Chip, Proceedings of the 15th symposium on Integrated circuits and systems design, p.121, September 09-14, 2002
• 4: M. Sgroi , M. Sheets , A. Mihal , K. Keutzer , S. Malik , J. Rabaey , A. Sangiovanni-Vencentelli, Addressing the system-on-a-chip interconnect woes through communication-based design, Proceedings of the 38th conference on Design automation, p.667-672, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.379045]
• 5: Hyung Gyu Lee , Umit Y. Ogras , Radu Marculescu , Naehyuck Chang, Design space exploration and prototyping for on-chip multimedia applications, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1146949]
• 6: Antonio Pullini , Federico Angiolini , Paolo Meloni , David Atienza , Srinivasan Murali , Luigi Raffo , Giovanni De Micheli , Luca Benini, NoC Design and Implementation in 65nm Technology, Proceedings of the First International Symposium on Networks-on-Chip, p.273-282, May 07-09, 2007 [doi>10.1109/NOCS.2007.30]
• 7: Dongwan Shin , Andreas Gerstlauer , Junyu Peng , Rainer Dömer , Daniel D. Gajski, Automatic generation of transaction level models for rapid design space exploration, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea [doi>10.1145/1176254.1176272]
• 8: Florin Dumitrascu , Iuliana Bacivarov , Lorenzo Pieralisi , Marius Bonaciu , Ahmed A. Jerraya, Flexible MPSoC platform with fast interconnect exploration for optimal system performance for a specific application, Proceedings of the conference on Design, automation and test in Europe: Designers' forum, March 06-10, 2006, Munich, Germany
• 9: Marcello Coppola , Stephane Curaba , Miltos D. Grammatikakis , Giuseppe Maruccia , Francesco Papariello, OCCN: A Network-On-Chip Modeling and Simulation Framework, Proceedings of the conference on Design, automation and test in Europe, p.30174, February 16-20, 2004
• 10: Srinivasan Murali , Giovanni De Micheli, SUNMAP: a tool for automatic topology selection and generation for NoCs, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996809]
• 11: K. Lahiri et al. "Design space exploration for optimizing on-chip communication architectures", IEEE Transactions on CAD, 23(6), 2004
• 12: J. Xu et al. "A methodology for design, modeling, and analysis of network on chip", Proceeding of ISCAS'05, Japan, pp. 1778--1781
• 13: Santiago Gonzalez Pestana , Edwin Rijpkema , Andrei Rdulescu , Kees Goossens , Om Prakash Gangwal, Cost-Performance Trade-Offs in Networks on Chip: A Simulation-Based Approach, Proceedings of the conference on Design, automation and test in Europe, p.20764, February 16-20, 2004
• 14: ARM9, http://www.arm.com
• 15: mAgic VLIW DSP, http://www.atmel.com
• 16: Edson Ifarraguirre Moreno , Katalin Maria Popovici , Ney Laert Vilar Calazans , Ahmed Amine Jerraya, Integrating Abstract NoC Models within MPSoC Design, Proceedings of the 2008 The 19th IEEE/IFIP International Symposium on Rapid System Prototyping, p.65-71, June 02-05, 2008 [doi>10.1109/RSP.2008.29]
• 17: H.264, http://www.videolan.org/developers/x264.html