A multi-task-oriented security processing architecture with powerful extensibility

ABSTRACT

A multi-task-oriented security processing architecture is presented in this paper. This architecture contains a host microprocessor and multiple security processors (SP). The SP could integrate dedicated Crypto-Engines, which provides functional extensibility. And the performance scalability and multi-task parallelism could be enhanced by increasing the number of SPs on system bus. It's demonstrated that this architecture greatly improves the system efficiency. A test chip is implemented based on SMIC 0.18 um standard CMOS technology, and its functionality is well verified.

REFERENCES

• 1: D. Carlson, D. Brasili, A. Hughes, A. Jain ant etc., "A high performance SSL IPSEC protocol aware security processor," IEEE International Solid-State Circuits Conference, 2003, vol. 1: 142--483
• 2: Ronghua Lu , Jun Han , Xiaoyang Zeng , Qing Li , Lang Mai , Jia Zhao, A low-cost cryptographic processor for security embedded system, Proceedings of the 2008 conference on Asia and South Pacific design automation, January 21-24, 2008, Seoul, Korea
• 3: Richard Herveille, "WISHBONE System-on-Chip (SoC) Interconnection Architecture for Portable IP Cores", OpenCores Organization, 2002.
• 4: Akashi Satoh , Kohji Takano, A Scalable Dual-Field Elliptic Curve Cryptographic Processor, IEEE Transactions on Computers, v.52 n.4, p.449-460, April 2003 [doi>10.1109/TC.2003.1190586]