A high performance LDPC decoder for IEEE802.11n standard

ABSTRACT

In this paper, we propose a partially-parallel irregular LDPC decoder for IEEE 802.11n standard. The design is based on a novel sum-delta message passing schedule to achieve high throughput and low area cost design. We further improve the design with pipeline structure and parallel computation. The synthesis result in TSMC 0.18 CMOS technology demonstrates that for (648,324) irregular LDPC code, our decoder achieves 7.5X improvement in throughput, which reaches 402 Mbps at the frequency of 200MHz, with 11% area reduction.

REFERENCES

• 1: R. G. Gallager, Low-Density Parity-Check Codes, MIT Press, Cambridge, MA, 1963.
• 2: X. Li, Y. Abe, K. Shimizu, Z. Qiu, T. Ikenaga, and S. Goto, "Cost-efficient parallel irregular LDPC decoder with message passing schedule," in Int. Symp. Integrated Circuits, Sept. 2007, pp. 548--551.
• 3: Kazunori Shimizu , Tatsuyuki Ishikawa , Nozomu Togawa , Takeshi Ikenaga , Satoshi Goto, Power-Efficient LDPC Decoder Architecture Based on Accelerated Message-Passing Schedule, IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, v.E89-A n.12, p.3602-3612, December 2006 [doi>10.1093/ietfec/e89-a.12.3602]
• 4: Y. Chen and D. Hocevar, "A FPGA and ASIC implementation of rate 1/2 8088-b irregular low density parity check decoder," in IEEE Global Telecommunications Conf., Dec. 2003, pp. 113--117.