ACM Home Page
Please provide us with feedback. Feedback
A 100Mbps, 0.19mW asynchronous threshold detector with DC power-free pulse discrimination for impulse UWB receiver
Full text PdfPdf (147 KB)
Source
Asia and South Pacific Design Automation Conference archive
Proceedings of the 2009 Asia and South Pacific Design Automation Conference table of contents
Yokohama, Japan
SESSION: University LSI design contest table of contents
Pages 97-98  
Year of Publication: 2009
ISBN:978-1-4244-2748-2
Authors
Lechang Liu  University of Tokyo, Meguro-ku, Tokyo, Japan
Yoshio Miyamoto  University of Tokyo, Meguro-ku, Tokyo, Japan
Zhiwei Zhou  University of Tokyo, Meguro-ku, Tokyo, Japan
Kosuke Sakaida  University of Tokyo, Meguro-ku, Tokyo, Japan
Jisun Ryu  University of Tokyo, Meguro-ku, Tokyo, Japan
Koichi Ishida  University of Tokyo, Meguro-ku, Tokyo, Japan
Makoto Takamiya  University of Tokyo, Meguro-ku, Tokyo, Japan
Takayasu Sakurai  University of Tokyo, Meguro-ku, Tokyo, Japan
Sponsors
: IEEE Circuits and Systems Society
SIGDA: ACM Special Interest Group on Design Automation
IEICE ESS : Institute of Electronics, Information and Communication Engineers - Engineering Sciences Society
IPSJ SIGSLDM : Information Processing Society of Japan - SIG System LSI Design Methodology
Publisher
IEEE Press  Piscataway, NJ, USA
Bibliometrics
Downloads (6 Weeks): 9,   Downloads (12 Months): 35,   Citation Count: 0
Additional Information:

abstract   references   collaborative colleagues  

Tools and Actions: Review this Article  

ABSTRACT

An asynchronous threshold detector for DC-960MHz band impulse ultra-wideband (UWB) receiver is proposed in this paper. It features a DC power-free pulse discriminator. The proposed architecture in 90nm CMOS achieves the lowest power consumption of 0.19mW and energy consumption of 1.9pJ/bit at 100Mbps in the UWB receiver.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
T. Terada, S. Yoshizumi, Y. Sanada, and T. Kuroda, "A CMOS impulse radio ultra-wideband transceiver for 1Mb/s data communications and ±2.5cm range findings," Symposium on VLSI Circuits, pp. 30--33, Jun. 2005.
 
2
A. Tamtrakarn, H. Ishikuro, K. Ishida, M. Takamiya, and T. Sakurai, "A 1-V 299μW flashing UWB transceiver based on double thresholding scheme," Symposium on VLSI Circuits, pp. 250--251, June 17, 2006
 
3
L. Liu, Y. Miyamoto, Z. Zhou, K. Sakaida, J. Ryu, K. Ishida, M. Takamiya, and T. Sakurai, "A 100Mbps, 0.41mW, DC-960MHz Band Impulse UWB Transceiver in 90nm CMOS," Symposium on VLSI Circuits, pp. 118--119, June 2008.
 
4
D. O'Donnell, and R. W. Brodersen, "A 2.3mW baseband impulse-UWB transceiver front-end in CMOS," Symposium on VLSI Circuits, pp. 248--249, Jun. 2006.
 
5
T. Aytur, H. C. Kang, R. Mahadevappa, et al., "A fully integrated UWB PHY in 0.13μm CMOS," ISSCC Dig. Tech. Papers, pp. 124--125, Feb., 2006.
 
6
J. R. Bergervoet, K. S. Lee, S. Leenaerts, et al., "A WiMediacompliant UWB transceiver in 65nm CMOS," ISSCC Dig. Tech. Papers, pp. 112--113, Feb. 2007.
 
7
A. Medi, and W, Namgoong, "A 108/98pJ/b 1Gbps fully integrated interference tolerant frequency channelized UWB transmitter/ receiver," ISSCC Dig. Tech. Papers, pp. 58--59.
 
8
T. Terada, R. Fujiwara, G. Ono, et al., "A CMOS UWB-IR receiver analog front end with intermittent operation," Symposium on VLSI Circuits, pp. 86--87, Jun 2007.
 
9
J. Ryckaert, M. Badaroglu, V. D. Heyn, et al., "A 16mA UWB 3-to-5GHz. 20Mpulses/s quadrature analog correlation receiver in 0.18μm CMOS," ISSCC Dig. Tech. Papers, pp 114--115, Feb., 2006.
 
10
F. S. Lee, A. P. Chandrakasan, "A 2.5nJ/b 0.65V 3-to-5GHz. subbanded UWB receiver in 90nm CMOS," ISSCC. Dig. Tech. Papers, pp. 116--117, Feb., 2007.
Collaborative Colleagues:
Lechang Liu: colleagues
Yoshio Miyamoto: colleagues
Zhiwei Zhou: colleagues
Kosuke Sakaida: colleagues
Jisun Ryu: colleagues
Koichi Ishida: colleagues
Makoto Takamiya: colleagues
Takayasu Sakurai: colleagues