Peak temperature control in thermal-aware behavioral synthesis through allocating the number of resources

ABSTRACT

High temperature adversely impacts on reliability, performance, and leakage power of ICs. In behavioral synthesis, both resource usage allocation and resource binding influence the final thermal profile. Previous thermal-aware behavioral syntheses only focused on binding, ignoring allocation. This paper proposes thermal-aware behavioral synthesis with resource usage allocation. According to power density and feedbacks from thermal simulation, we allocate the number of resources under area constraint. Our flow effectively controls peak temperature and creates even power densities among resources of "different" and "same" types. Compared to classic behavioral synthesis of peak temperature control, our technique reduces peak temperature by 11.1°C on average with no area overhead and only 1.2 more steps latency overhead.

REFERENCES

• 1: http://www.intel.com/technology/architecture-silicon/45nm-core2/
• 2: L. Shang and R. P. Dick, "Thermal Crisis: Challenges and Potential Solutions," in IEEE Potentials, vol. 25, no. 5, Sep. 2006, pp. 31--35.
• 3: Rajarshi Mukherjee , Seda Ogrenci Memik , Gokhan Memik, Temperature-aware resource allocation and binding in high-level synthesis, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, Anaheim, California, USA [doi>10.1145/1065579.1065633]
• 4: Brent Goplen , Sachin Spatnekar, Placement of 3D ICs with thermal and interlayer via considerations, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California [doi>10.1145/1278480.1278637]
• 5: J. Cong , Jie Wei , Yan Zhang, A thermal-driven floorplanning algorithm for 3D ICs, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.306-313, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382591]
• 6: W-L. Hung , Y. Xie , N. Vijaykrishnan , M. Kandemir , M. J. Irwin, Thermal-Aware Task Allocation and Scheduling for Embedded Systems, Proceedings of the conference on Design, Automation and Test in Europe, p.898-899, March 07-11, 2005 [doi>10.1109/DATE.2005.310]
• 7: Yuan Xie , Wei-Lun Hung, Temperature-Aware Task Allocation and Scheduling for Embedded Multiprocessor Systems-on-Chip (MPSoC) Design, Journal of VLSI Signal Processing Systems, v.45 n.3, p.177-189, December 2006 [doi>10.1007/s11265-006-9760-y]
• 8: Chong Sun , Li Shang , Robert P. Dick, Three-dimensional multiprocessor system-on-chip thermal optimization, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, September 30-October 03, 2007, Salzburg, Austria [doi>10.1145/1289816.1289846]
• 9: Zhenyu (Peter) Gu , Yonghong Yang , Jia Wang , Robert P. Dick , Li Shang, TAPHS: thermal-aware unified physical-level and high-level synthesis, Proceedings of the 2006 conference on Asia South Pacific design automation, January 24-27, 2006, Yokohama, Japan [doi>10.1145/1118299.1118499]
• 10: Pilok Lim , Taewhan Kim, Thermal-aware high-level synthesis based on network flow method, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea [doi>10.1145/1176254.1176285]
• 11: R. Mukherjee, Seda Ogrenci Memik, "An Integrated Approach to Thermal Management in Behavioral Synthesis" IEEE Transactions on Very Large Scale Integration Systems, vol. 14, No. 11, Nov 2006, pp. 1165--1174.
• 12: Rajarshi Mukherjee , Seda Ogrenci Memik , Gokhan Memik, Peak temperature control and leakage reduction during binding in high level synthesis, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA [doi>10.1145/1077603.1077663]
• 13: Min Ni , Seda Ogrenci Memik, Thermal-induced leakage power optimization by redundant resource allocation, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California [doi>10.1145/1233501.1233560]
• 14: S. Im and K. Banerjee. Full Chip Thermal Analysis of Planar (2-D) and Vertically Integrated (3-D) High Performance ICs. In IEDM, 2000, pp. 31.4.1--31.4.4.
• 15: Yonghong Yang , Zhenyu (Peter) Gu , Changyun Zhu , Li Shang , Robert P. Dick, Adaptive chip-package thermal analysis for synthesis and design, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
• 16: Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, United States
• 17: Gang Wang , Wenrui Gong , Brian DeRenzi , Ryan Kastner, Design space exploration using time and resource duality with the ant colony optimization, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1147028]
• 18: David Brooks , Robert P. Dick , Russ Joseph , Li Shang, Power, Thermal, and Reliability Modeling in Nanometer-Scale Microprocessors, IEEE Micro, v.27 n.3, p.49-62, May 2007 [doi>10.1109/MM.2007.58]
• 19: Rajiv Jain , Ashutosh Mujumdar , Alok Sharma , Hueymin Wang, Empirical evaluation of some high-level synthesis scheduling heuristics, Proceedings of the 28th conference on ACM/IEEE design automation, p.686-689, June 17-22, 1991, San Francisco, California, United States [doi>10.1145/127601.127751]
• 20: Jui-Ming Chang , Massoud Pedram, Register allocation and binding for low power, Proceedings of the 32nd ACM/IEEE conference on Design automation, p.29-35, June 12-16, 1995, San Francisco, California, United States [doi>10.1145/217474.217502]
• 21: Andrew V. Goldberg, An efficient implementation of a scaling minimum-cost flow algorithm, Journal of Algorithms, v.22 n.1, p.1-29, Jan. 1997 [doi>10.1006/jagm.1995.0805]
• 22: Xianlong Hong , Gang Huang , Yici Cai , Jiangchun Gu , Sheqin Dong , Chung Kuan Cheng , Jun Gu, Corner block list: an effective and efficient topological representation of non-slicing floorplan, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California