Tolerating process variations in high-level synthesis using transparent latches

ABSTRACT

Considering process variability at the behavior synthesis level is necessary, because it makes some instances of function units slower and others faster, resulting in unbalanced control steps and reducing the attainable frequency of the circuit. To tackle this problem, this paper proposes a methodology to replace the edge-trigged flip-flops by transparent latches, to exploit latches' extra ability of passing time slacks and tolerating delay variations. In the paper we first define the timing yield in high-level synthesis, and then present how to replace flip-flops with latches to improve timing yield and mitigate the impact of process variations. We then discuss the benefits and overheads for the replacement, and propose an optimization framework for latch replacement in high-level synthesis design flow. Experimental results show that the latch-based design can achieve an average of 27% improvement of timing yield compared with traditional flip-flop based design.

REFERENCES

• 1: A. Srivastava, D. Sylvester, and D. Blaauw. Statistical analysis and optimization for VLSI: Timing and Power. Springer, 2005.
• 2: Seung Hoon Choi , Bipul C. Paul , Kaushik Roy, Novel sizing algorithm for yield improvement under process variation in nanometer technology, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996695]
• 3: Aseem Agarwal , David Blaauw , Vladimir Zolotov, Statistical Clock Skew Analysis Considering Intra-Die Process Variations, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.914, November 09-13, 2003 [doi>10.1109/ICCAD.2003.128]
• 4: Sreeja Raj , Sarma B. K. Vrudhula , Janet Wang, A methodology to improve timing yield in the presence of process variations, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996694]
• 5: W.-L. Hung , Xiaoxia Wu , Yuan Xie, Guaranteeing performance yield in high-level synthesis, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California [doi>10.1145/1233501.1233561]
• 6: Jongyoon Jung , Taewhan Kim, Timing variation-aware high-level synthesis, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
• 7: David Chinnery, Kurt Keutzer, Jagesh Sanghavi, Earl Killian, and Kaushik Sheth. Automatic replacement of flip-flops by latches in asics. In Closing the Gap Between ASIC and Custom. Springer, 2007.
• 8: Shekhar Borkar, Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation, IEEE Micro, v.25 n.6, p.10-16, November 2005 [doi>10.1109/MM.2005.110]
• 9: A. P. Hurst and R. K. Brayton. of latch-based design under process variation. In IWLS, 2006.
• 10: Y. Lin , T. Wu, Storage optimization by replacing some flip-flops with latches, Proceedings of the conference on European design automation, p.296-301, September 1996, Geneva, Switzerland
• 11: Wooseung Yang , In-Cheol Park , Chong-Min Kyung, Low-power high-level synthesis using latches, Proceedings of the 2001 conference on Asia South Pacific design automation, p.462-466, January 2001, Yokohama, Japan [doi>10.1145/370155.370513]
• 12: P. G Paulin, J. P. Knight, and et. al. Force-directed scheduling for the behavioral synthesis of asics. In IEEE TCAD, 1989.
• 13: Visweswariah Chandu and Ravindran Kaushik. First-order incremental block-based statistical timing analysis. IEEE TCAD, 99(99):1, 2005.
• 14: Raul Camposano , Wayne H. Wolf, High-Level VLSI Synthesis, Kluwer Academic Publishers, Norwell, MA, 1991
• 15: Carlo Jacoboni and Paolo Lugli. The Monte Carlo Method for Semiconductor Device Simulation. Springer, 1990.
• 16: Carl Lemonds. A high throughput 16 by 16 bit multiplier for dsp cores. In IEEE International Symposium on Circuits and Systems, 1996.