ACM Home Page
Please provide us with feedback. Feedback
A control theory approach for thermal balancing of MPSoC
Full text PdfPdf (247 KB)
Source
Asia and South Pacific Design Automation Conference archive
Proceedings of the 2009 Asia and South Pacific Design Automation Conference table of contents
Yokohama, Japan
SESSION: Dealing with thermal issues table of contents
Pages 37-42  
Year of Publication: 2009
ISBN:978-1-4244-2748-2
Authors
Francesco Zanini  Ecole Polytechnique Federale de Lausanne (EPFL), Switzerland
David Atienza  Ecole Polytechnique Federale de Lausanne (EPFL), Switzerland
Giovanni De Micheli  Ecole Polytechnique Federale de Lausanne (EPFL), Switzerland
Sponsors
: IEEE Circuits and Systems Society
SIGDA: ACM Special Interest Group on Design Automation
IEICE ESS : Institute of Electronics, Information and Communication Engineers - Engineering Sciences Society
IPSJ SIGSLDM : Information Processing Society of Japan - SIG System LSI Design Methodology
Publisher
IEEE Press  Piscataway, NJ, USA
Bibliometrics
Downloads (6 Weeks): 16,   Downloads (12 Months): 78,   Citation Count: 0
Additional Information:

abstract   references   collaborative colleagues  

Tools and Actions: Review this Article  

ABSTRACT

Thermal balancing and reducing hot-spots are two important challenges facing the MPSoC designers. In this work, we model the thermal behavior of a MPSoC as a control theory problem which enables the design of an optimum frequency controller without depending on the thermal profile of the chip. The optimization performed by the controller is targeted to achieve thermal balancing on the MPSoC thermal profile to avoid hotspots and improve its reliability. The proposed system is able to perform an on-line minimization of chip thermal gradients based on both scheduler requirements and the chip thermal profile. We compare this with state of the art thermal management approaches. Our comparison shows that the proposed system offers a better both thermal profile (temperature differences higher than 4° C have been reduced from 27.9% to 0.45%) and performance (up to 32% task waiting time reduction).


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
D. Pham, et al., Design and Implementation of a First-Generation Cell Processor., Proc. of ISSCC, 2005.
 
2
 
3
Tilera Corporation, Tilera's 64-core architecture, www.tilera.com/products/processors.php, 2007.
 
4
O. Semenov et al., Impact of self-heating effect on long-term reliability and performance degradation in CMOS circuits, IEEE Transactions on Devices and Materials, 2006.
 
5
6
7
8
 
9
 
10
11
 
12
P. Ituero, et al., Leakage-based On-Chip Thermal Sensor for CMOS Technology, Proc. of ISCAS, 2007.
13
 
14
F. Bellosa, et al., Event-driven energy accounting for dynamic thermal management., Proc. of COLP, 2003.
 
15
P. Chaparro, et al., Understanding the thermal implications of multi-core architectures., IEEE TPDS, 2007.
 
16
 
17
 
18
T.-Y. Wang, et al., 3-d thermal-adi: A linear-time chip level transient thermal simulator. IEEE TCAD, 2002.
 
19
20
 
21
 
22
A. Leon, et al., A power-efficient high-throughput 32-thread SPARC processor. Proc. of ISSCC, 2006.
23
 
24
M.-N. Sabry, High-precision compact-thermal models. IEEE Transactions on Components and Packaging Technologies, 2005.
 
25
E. C. Samson, et al., Interface material selection and a thermal management technique in second-generation platforms built on Intel Centrino Mobile Technology. Intel Technology Journal, 2005.
 
26
B. Paul, et al., An 8x8 sub-threshold digital CMOS carry save array multiplier, Proc. of ESSCC, 2001.
 
27
 
28
 
29
A. Radke, et al., A survey of state and disturbance observers for practitioners, Proc. of ACC, 2006.
Collaborative Colleagues:
Francesco Zanini: colleagues
David Atienza: colleagues
Giovanni De Micheli: colleagues