Thermal-aware reliability analysis for platform FPGAs

ABSTRACT

Increasing levels of integration in Field Programmable Gate Arrays, have resulted in high on-chip power densities, and temperatures. The heterogeneity of components and scaled feature sizes in Platform FPGAs have made them vulnerable to various temperature dependent failure mechanisms. Hence, we need to introduce temperature awareness in tackling such failures that affect the lifetime reliability of FPGAs. In this paper, we present a Dynamic Thermal-aware Reliability Management (DTRM) framework to analyze the impact of temperature variations on the longterm/lifetime reliability of Platform FPGAs. We first study the temperature variations, both across and with-in designs, due to the use of various hard-blocks within a 65nm Platform FPGA. In the presence of such variations, we demonstrate the vulnerability of Platform FPGAs to two different hard-failures, namely, Electromigration, and Time Dependent Dielectric Breakdown (TDDB). We also analyze the performance degradation caused by Negative Bias Temperature Instability (NBTI) in the presence of thermal-variations. We validate the temperature variations estimated by the DTRM framework using a ring oscillator based real-time temperature measurement technique.

REFERENCES

• 1: Xilinx device reliability report. http://www.xilinx.com/support/documentation/user_guides/ug116.pdf.
• 2: Xilinx products documentation. http://www.xilinx.com/literature.
• 3: Simultaneous Optimization of Driving Buffer and Routing Switch Sizes in an FPGA using an Iso-Area Approach, Proceedings of the IEEE Computer Society Annual Symposium on VLSI, p.35, April 25-26, 2002
• 4: Syed Mohiul Alam , Donald E. Troxel , Carl V. Thompson, Design tool and methodologies for interconnect reliability analysis in integrated circuits, Massachusetts Institute of Technology, Cambridge, MA, 2004
• 5: J. Anderson and F. Najm. Active leakage power optimization for fpgas. Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on, 25(3):423--437, March 2006.
• 6: W. Huang, K. Sankaranarayanan, R. J. Ribando, M. R. Stan, and K. Skadron. An improved block-based thermal model in hotspot 4.0 with granularity considerations. In Proceedings of the Workshop on Duplicating, Deconstructing, and Debunking, in conjunction with the 34th International Symposium on Computer Architecture (ISCA), 2007.
• 7: ITRS. International technology roadmap for semiconductors. Technical report, 2007.
• 8: D. Mavis and P. Eaton. Soft error rate mitigation techniques for modern microcircuits. Reliability Physics Symposium Proceedings, 2002. 40th Annual, pages 216--225, 2002.
• 9: K. Ramakrishnan , S. Suresh , N. Vijaykrishnan , M. J. Irwin, Impact of NBTI on FPGAs, Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference: Embedded Systems, p.717-722, January 06-10, 2007 [doi>10.1109/VLSID.2007.91]
• 10: Jayanth Srinivasan , Sarita V. Adve , Pradip Bose , Jude A. Rivers, The Case for Lifetime Reliability-Aware Microprocessors, ACM SIGARCH Computer Architecture News, v.32 n.2, p.276, March 2004
• 11: Jayanth Srinivasan , Sarita V. Adve , Pradip Bose , Jude A. Rivers, The Impact of Technology Scaling on Lifetime Reliability, Proceedings of the 2004 International Conference on Dependable Systems and Networks, p.177, June 28-July 01, 2004
• 12: Priya Sundararajan , Aman Gayasen , N. Vijaykrishnan , T. Tuan, Thermal characterization and optimization in platform FPGAs, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California [doi>10.1145/1233501.1233589]
• 13: S. Thrasher, C. Capasso, L. Zhao, R. Hernandez, P. Mulski, S. Rose, T. Nguyen, and H. Kawasaki. Blech effect in single-inlaid cu interconnects. Interconnect Technology Conference, 2001. Proceedings of the IEEE 2001 International, pages 177--179, 2001.
• 14: K. N. Tu. Recent advances on electromigration in very-large-scaleintegration of interconnects. Journal of Applied Physics, 94(9):5451--5473, 2003.
• 15: W. Wang, V. Reddy, A. Krishnan, R. Vattikonda, S. Krishnan, and Y. Cao. An integrated modeling paradigm of circuit reliability for 65nm cmos technology. Custom Integrated Circuits Conference, 2007. CICC '07. IEEE, pages 511--514, 16--19 Sept. 2007.
• 16: Wenping Wang , Zile Wei , Shengqi Yang , Yu Cao, An efficient method to identify critical gates under circuit aging, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
• 17: Wei Zhao , Yu Cao, New Generation of Predictive Technology Model for Sub-45nm Design Exploration, Proceedings of the 7th International Symposium on Quality Electronic Design, p.585-590, March 27-29, 2006 [doi>10.1109/ISQED.2006.91]