STEEL: a technique for stress-enhanced standard cell library design

ABSTRACT

Mobility degradation and device scaling limitations have led process engineers to develop new techniques that introduce mechanical stress in MOSFET channels, which results in enhanced carrier transport. New fabrication steps strive to increase carrier mobility which, consequently, increases both I_on and I_off in CMOS devices. However, most stress-enhancement techniques are dependent on layout parameters and their effects can be exploited within standard cell library design. In this work, we propose a new standard cell library design methodology that shares V_DD and V_SS source/drain connections across standard cell boundaries. Such sharing allows for increased channel stress in both the corresponding device as well as its neighboring devices. Using an industrial 65nm process and standard cell library, we show that our standard cell design methodology can be seamlessly integrated into current, state-of-the-art digital IC design flows. The new shared source/drain technique improves critical path delay by 11% on average over a number of benchmarks for only a ~35% increase in leakage. Further-more, stress-enhanced standard cell libraries offer a superior power/delay tradeoff compared to dual-V_th across a wide range of operating points with reduced manufacturing costs. Specifically, our stress-enhanced library (with a single V_th) consumes ~2.5X less leakage than its dual-V_th counterpart.

REFERENCES

• 1: F. Andrieu et al., "Experimental and Comparative Investigation of Low and High Field Transport in Substrate- and Process-Induced Strained Nanoscale MOSFETs," in Proc. VLSI Tech. Symp. Tech. Dig., pp. 176--177, June 2005.
• 2: K. Mistry et al., "Delaying Forever: Uniaxial Strained Silicon Transistors in a 90nm CMOS Technology," in Proc. VLSI Tech. Symp. Tech. Dig., pp. 50--51, June 2004.
• 3: G. Scott et al., "NMOS Drive Current Reduction Caused by Transistor Layout and Trench Isolation Induced Stress," in IEDM Tech. Digest, pp. 827--830, 1999.
• 4: R. A. Bianchi et al., "Accurate modeling of trench isolation induced mechanical stress effects on MOSFET electrical performance," in Proc. IEDM, pp. 117--120, 2002.
• 5: M. V. Dunga et al., "Modeling Advanced FET Technology in a Compact Model," in IEEE Trans. on Elect. Dev., Vol. 53, pp. 1971--1978, Sept. 2006.
• 6: Andrew B. Kahng , Puneet Sharma , Rasit O. Topaloglu, Exploiting STI stress for performance, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
• 7: H. S. Yang et al., "Dual stress liner for high performance sub-45nm gate length SOI CMOS manufacturing," in Proc. IEDM, pp. 1075--1077, 2004.
• 8: Z. Luo et al., "Design of high performance PFETs with strained si channel and laser anneal," in Proc. IEDM, pp. 489--492, 2005.
• 9: V. Chan et al., "Strain for CMOS performance Improvement," in Proc. IEEE CICC, pp. 667--674, Sept. 2005.
• 10: Vivek Joshi , Brian Cline , Dennis Sylvester , David Blaauw , Kanak Agarwal, Stress aware layout optimization, Proceedings of the 2008 international symposium on Physical design, April 13-16, 2008, Portland, Oregon, USA [doi>10.1145/1353629.1353666]
• 11: Vivek Joshi , Brian Cline , Dennis Sylvester , David Blaauw , Kanak Agarwal, Leakage power reduction using stress-enhanced layouts, Proceedings of the 45th annual conference on Design automation, June 08-13, 2008, Anaheim, California [doi>10.1145/1391469.1391700]
• 12: K. Ota et al., "Novel locally strained channel technique for high performance 55nm CMOS," in Proc. IEDM, pp. 27--30, 2002.
• 13: K. Su et al., "A Scaleable Model for STI Mechanical Stress Effect on Layout Dependence of MOS Electrical Characteristics," in Proc. IEEE 2003 CICC, pp. 245--248, Sept. 2003.
• 14: Manual, Synopsys TSUPREM4, Version 2007.03.
• 15: Manual, Davinci 3D TCAD, Version 2005.10.
• 16: Victor Zyuban , Philip Strenski, Unified methodology for resolving power-performance tradeoffs at the microarchitectural and circuit levels, Proceedings of the 2002 international symposium on Low power electronics and design, August 12-14, 2002, Monterey, California, USA [doi>10.1145/566408.566451]