| Efficient and accurate eye diagram prediction for high speed signaling |
| Full text |
Pdf
(1.00 MB)
|
Source
|
International Conference on Computer Aided Design
archive
Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
table of contents
San Jose, California
SESSION: Techniques for next generation interconnect modeling
table of contents
Pages 655-661
Year of Publication: 2008
ISBN ~ ISSN:1092-3152 , 978-1-4244-2820-5
|
|
Authors
|
|
Rui Shi
|
UC San Diego, La Jolla, CA
|
|
Wenjian Yu
|
Tsinghua University, Beijing, P.R. China
|
|
Yi Zhu
|
UC San Diego, La Jolla, CA
|
|
Chung-Kuan Cheng
|
UC San Diego, La Jolla, CA
|
|
Ernest S. Kuh
|
UC Berkeley, Berkeley, CA
|
|
| Sponsors |
|
| Publisher |
IEEE Press
Piscataway, NJ, USA
|
| Bibliometrics |
Downloads (6 Weeks): 12, Downloads (12 Months): 36, Citation Count: 1
|
|
|
ABSTRACT
This paper introduces an accumulative prediction method to predict the eye diagram for high speed signaling systems. We use the step responses of pull-up and pull-down to extract the worst-case eye diagram, including the eye height and jitter. Furthermore, the method produces the input patterns of the worst-case intersymbol interference. The algorithm handles signals of either symmetric or asymmetric rise/fall time. Experimental results demonstrate the accuracy and efficiency of the proposed method.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
V. Stojanovic and M. Horowitz, "Modeling and analysis of high-speed links," in Proc. IEEE Custom Integrated Circuits Conference, pp. 589--594, Sept. 2003.
|
| |
2
|
B. K. Casper, G. Balamurugan, J. E. Jaussi, J. Kennedy and M. Mansuri, "Future microprocessor interfaces: analysis, design and optimization," in Proc. IEEE Custom Integrated Circuits Conference, pp. 479--486, Sept. 2007.
|
| |
3
|
B. K. Casper, M. Haycock, and R. Mooney, "An accurate and efficient analysis method for multi-Gb/s chip-to-chip signaling schemes," in Proc. IEEE Symposium on VLSI Circuits, pp. 54--57, 2002.
|
| |
4
|
A. Tsuchiya, M. Hashimoto, and H. Onodera, "Optimal termination of on-chip transmission-lines for high-speed signaling," IEICE Trans. Electron., Vol. E90-C, No.6, pp. 1267--1273, June 2007.
|
| |
5
|
B. Analui, J. Buckwalter, and A. Hajimiri, "Data-dependent jitter in serial communications," IEEE Trans. Microwave Theory Tech., Vol. 53, No. 11, pp. 1841--1844, Nov. 2005.
|
| |
6
|
H. Zhu, C. K. Cheng, A. Deutsch, and G. Katopis, "Predicting and optimizing jitter and eye-opening based on bitonic step response," in Proc. IEEE EPEP'2007, pp. 155--158, Oct. 2007.
|
| |
7
|
R. D. Washburn and R. F. McClanahan, "Enhanced Timing margin memory interface," United States Patent, 2007.
|
| |
8
|
|
| |
9
|
IBM Corp., PowerSPICE: User's Guide, Version 2.0, Nov. 2005
|
| |
10
|
IBM Corp., "IBM electromagnetic field solver suite of tools," Available: http://www.alphaworks.ibm.com/tech/eip
|
CITED BY
|
|
Yulei Zhang , Xiang Hu , Alina Deutsch , A. Ege Engin , James F. Buckwalter , Chung-Kuan Cheng, Prediction of high-performance on-chip global interconnection, Proceedings of the 11th international workshop on System level interconnect prediction, July 26-27, 2009, San Francisco, CA, USA
|
|