Decoupling capacitance allocation for timing with statistical noise model and timing analysis

ABSTRACT

This paper presents an allocation method of decoupling capacitance that explicitly considers timing. We have found and focused that decap does not necessarily improve a gate delay at all the switching timing within a cycle, and devised an efficient sensitivity calculation of timing to decap for decap allocation. The proposed method, which is based on a statistical noise modeling and timing analysis, accelerates the sensitivity calculation with an approximation and adjoint sensitivity analysis. Experimental results show that the decap allocation based on the sensitivity analysis efficiently optimizes the worst-case circuit delay within a given decap budget. Compared to the maximum decap placement, the delay improvement due to decap increases by 5% even while the total amount of decap is reduced to 40%.

REFERENCES

• 1: Hang Li , Zhenyu Qi , Sheldon X.-D. Tan , Lifeng Wu , Yici Cai , Xianlong Hong, Partitioning-based approach to fast on-chip decap budgeting and minimization, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, Anaheim, California, USA [doi>10.1145/1065579.1065627]
• 2: H. Su, S. S. Sapatnekar, and S. R. Nassif, "Optimal Decoupling Capacitor Sizing and Placement for Standard-Cell Layout Designs," IEEE Trans. CAD, Vol. 22, No. 4, pp. 428--436, 2003.
• 3: Sanjay Pant , David Blaauw, Timing-Aware Decoupling Capacitance Allocation in Power Distribution Networks, Proceedings of the 2007 conference on Asia South Pacific design automation, p.757-762, January 23-26, 2007 [doi>10.1109/ASPDAC.2007.358080]
• 4: T. R.-Arabi, G. Taylor, M. Ma, and C. Webb, "Design & validation of the Pentium III and Pentium 4 processors power delivery," in proc. VLSI Circuits, pp. 220--223, 2002.
• 5: Takashi Enami , Shinyu Ninomiya , Masanori Hashimoto, Statistical timing analysis considering spatially and temporally correlated dynamic power supply noise, Proceedings of the 2008 international symposium on Physical design, April 13-16, 2008, Portland, Oregon, USA [doi>10.1145/1353629.1353665]
• 6: OPENCORES.ORG, http://www.opencores.org/.
• 7: T. L. Pillage, R. A. Rohrer, and C. Visweswariah, "Electronic Circuit & System Simulation Methods," MC Graw-Hill, 1995.
• 8: C. Visweswariah , K. Ravindran , K. Kalafala , S. G. Walker , S. Narayan, First-order incremental block-based statistical timing analysis, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996663]
• 9: Jinjun Xiong , Vladimir Zolotov , Natesan Venkateswaran , Chandu Visweswariah, Criticality computation in parameterized statistical timing, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1146929]
• 10: Chieki Mizuta , Jiro Iwai , Ken Machida , Tetsuro Kage , Hiroo Masuda, Large-scale linear circuit simulation with an inversed inductance matrix, Proceedings of the 2004 conference on Asia South Pacific design automation: electronic design and solution fair, January 27-30, 2004, Yokohama, Japan