| Importance sampled circuit learning ensembles for robust analog IC design |
| Full text |
Pdf
(594 KB)
|
Source
|
International Conference on Computer Aided Design
archive
Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
table of contents
San Jose, California
SESSION: Analog and memory design enablers
table of contents
Pages 396-399
Year of Publication: 2008
ISBN ~ ISSN:1092-3152 , 978-1-4244-2820-5
|
|
Authors
|
|
Peng Gao
|
ESAT-MICAS, K. U. Leuven, Kasteelpark Arenberg, Leuven, Belgium
|
|
Trent McConaghy
|
ESAT-MICAS, K. U. Leuven, Kasteelpark Arenberg, Leuven, Belgium and Solido Design Automation Inc., Saskatoon, Canada
|
|
Georges Gielen
|
ESAT-MICAS, K. U. Leuven, Kasteelpark Arenberg, Leuven, Belgium
|
|
| Sponsors |
|
| Publisher |
IEEE Press
Piscataway, NJ, USA
|
| Bibliometrics |
Downloads (6 Weeks): 11, Downloads (12 Months): 26, Citation Count: 0
|
|
|
ABSTRACT
This paper presents ISCLEs, a novel and robust analog design method that promises to scale with Moore's Law, by doing boosting-style importance sampling on digital-sized circuits to achieve the target analog behavior. ISCLEs consists of: (1) a boosting algorithm developed specifically for circuit assembly; (2) an ISCLEs-specific library of possible digital-sized circuit blocks; and (3) a recently-developed multi-topology sizing technique to automatically determine each block's topology and device sizes. ISCLEs is demonstrated on design of a sinusoidal function generator and a flash A/D converter, showing promise to robustly scale with shrinking process geometries.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
G. E. Moore,- Cramming- more- components- onto- integrated- circuits. - Electronics-Magazine- 38(8),- April- 19,-1965-
|
| |
2
|
"International Technology Roadmap for Semiconductors," 2007. http://public.itrs.net
|
| |
3
|
M. J. M. Pelgrom, et al., "Matching Properties of MOS Transistor", IEEE JSSC 24 (5), Oct. 1989, pp. 1433--1440
|
| |
4
|
|
| |
5
|
D. Johns & K. Martin, Analog Integrated Circuit Design, Wiley 1997
|
 |
6
|
Rob A. Rutenbar , T. Bonaccio , T. Meng , E. Perea , R. Pitts , C. Sodinii , J. Wieser, Will Moore's Law rule in the land of analog?, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA
[doi> 10.1145/996566.996739]
|
| |
7
|
Georges Gielen , Wim Dehaene , Phillip Christie , Dieter Draxelmayr , Edmond Janssens , Karen Maex , Ted Vucurevich, Analog and Digital Circuit Design in 65 nm CMOS: End of the Road?, Proceedings of the conference on Design, Automation and Test in Europe, p.36-42, March 07-11, 2005
[doi> 10.1109/DATE.2005.64]
|
| |
8
|
|
| |
9
|
T. Hastie, R. Tibshirani, J. H. Friedman. The Elements of Statistical Learning. Springer, 2001
|
| |
10
|
R. Polikar, "Ensemble Based Systems in Decision Making," IEEE Circuits and System Magazine, Third quarter 2006
|
| |
11
|
|
| |
12
|
|
| |
13
|
J. Friedman, B. Popescu, "Importance Sampled Learning Ensembles", Tech. Report, Stanford U. Dept. Statistics, 2003
|
 |
14
|
|
| |
15
|
P. A. Whigham, "Grammatically-based Genetic Programming," Proc. Workshop on GP: From Theory to Real-World Applications, J. R. Rosca, ed., 1995
|
| |
16
|
R. v. d. Plassche, CMOS Integrated Analog-to-Digital and Digital-to-Analog Converters, 2nd ed., Kluwer, 2003
|
|