Breaking the simulation barrier: SRAM evaluation through norm minimization

ABSTRACT

With process variation becoming a growing concern in deep submicron technologies, the ability to efficiently obtain an accurate estimate of failure probability of SRAM components is becoming a central issue. In this paper we present a general methodology for a fast and accurate evaluation of the failure probability of memory designs. The proposed statistical method, which we call importance sampling through norm minimization principle, reduces the variance of the estimator to produce quick estimates. It builds upon the importance sampling, while using a novel norm minimization principle inspired by the classical theory of Large Deviations. Our method can be applied for a wide class of problems, and our illustrative examples are the data retention voltage and the read/write failure tradeoff for 6T SRAM in 32 nm technology. The method yields computational savings on the order of 10000x over the standard Monte Carlo approach in the context of failure probability estimation for SRAM considered in this paper.

REFERENCES

• 1: Available at http://www.iSuppli.com
• 2: Kanak Agarwal , Sani Nassif, Statistical analysis of SRAM cell stability, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1146928]
• 3: Sarvesh Bhardwaj , Sarma B. K. Vrudhula , David Blaauw, "AU: Timing Analysis Under Uncertainty, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.615, November 09-13, 2003 [doi>10.1109/ICCAD.2003.1]
• 4: J. A. Bucklew, Large Deviation Techniques in Decision, Simulation, and Estimation, Wiley Series in Prob. and Math. Stat., 1990.
• 5: B. H. Calhoun and A. P. Chandrakasan, "Static noise margin variation for sub-threshold SRAM in 65-nm CMOS," in IEEE Journal of Solid-State Circuits, vol. 41, no. 7, July 2006, pp. 1673 -- 79.
• 6: Gregory K. Chen , David Blaauw , Trevor Mudge , Dennis Sylvester , Nam Sung Kim, Yield-driven near-threshold SRAM design, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
• 7: F. Duan , R. Castagnetti , R. Venkatraman , O. Kobozeva , S. Ramesh, Design and Use of Memory-Specific Test Structures to Ensure SRAM Yield and Manufacturability, Proceedings of the 4th International Symposium on Quality Electronic Design, p.119, March 24-26, 2003
• 8: S. A. Edwards, The Nanotech Pioneers: Where Are They Taking Us, Wiley, 2006.
• 9: D. J. Frank, Y. Taur, M. Ieong and H. P. Wong, "Monte Carlo modeling of threshold variation due to dopant fluctuations," in Symposium on VLSI Technology, 1999, pp. 169 -- 170.
• 10: R. Heald , P. Wang, Variability in sub-100nm SRAM designs, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.347-352, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382599]
• 11: H.-F. Jyu, S. Malik, S. Devadas, and K. Keutzer, "Statistical timing analysis of combinatorial logic circuits," IEEE Trans. on VLSI Systems, vol. 1, no. 2, June 1993, pp. 126 -- 137.
• 12: Rouwaida Kanj , Rajiv Joshi , Sani Nassif, Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA [doi>10.1145/1146909.1146930]
• 13: S. Mukhopadhyay , H. Mahmoodi , K. Roy, Statistical design and optimization of SRAM cell for yield enhancement, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.10-13, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382534]
• 14: Michael Orshansky , Kurt Keutzer, A general probabilistic framework for worst case timing analysis, Proceedings of the 39th conference on Design automation, June 10-14, 2002, New Orleans, Louisiana, USA [doi>10.1145/513918.514059]
• 15: Amith Singhee , Rob A. Rutenbar, Statistical blockade: a novel method for very fast Monte Carlo simulation of rare circuit events, and its application, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
• 16: Amith Singhee , Jiajing Wang , Benton H. Calhoun , Rob A. Rutenbar, Recursive Statistical Blockade: An Enhanced Technique for Rare Event Simulation with Application to SRAM Circuit Design, Proceedings of the 21st International Conference on VLSI Design, p.131-136, January 04-08, 2008 [doi>10.1109/VLSI.2008.54]
• 17: A. Srivastava, D. Sylvester, and D. Blaauw, Statistical Analysis and Optimization for VLSI: Timing and Power, Springer 2005.
• 18: R. Srinivasan, Importance Sampling: Applications in Communications and Detection, Springer, 2002.
• 19: G. Varghese et al. "Penryn: 45-nm next generation Intel®core#8482; 2 processor," in ASSCC, 2007, pp. 14 -- 17.
• 20: N. Verma and A. P. Chandrakasan, "A 65nm 8T sub-Vt SRAM employing sense-amplifier redundancy," in ISSCC, 2007, pp. 328 -- 329.
• 21: Wei Zhao , Yu Cao, New Generation of Predictive Technology Model for Sub-45nm Design Exploration, Proceedings of the 7th International Symposium on Quality Electronic Design, p.585-590, March 27-29, 2006 [doi>10.1109/ISQED.2006.91]