Optimization-based framework for simultaneous circuit-and-system design-space exploration: a high-speed link example

ABSTRACT

Connecting system-level performance models with circuit information has been a long-standing problem in analog/mixed-signal front-ends, like radios and high-speed links. High-speed links are particularly hard to analyze because of the complex interplay of device/circuit parasitics and channel filtering operation. In this paper we introduce optimization-based framework for link design-space exploration, connecting the link transmission quality and top-level filter settings with circuit power, sizing and biasing. We derive a special analytical discrete time representation that avoids the size explosion of the symbolic problem description improving the parsing and solver time by orders of magnitude and making this joint optimization possible in real-time. This robust and accurate problem formulation is derived in signomial form and is compatible with existing optimization approaches to circuit sizing. We demonstrate this optimization framework on a link design-space exploration example, investigating trade-offs between the transmit preemphasis and linear receiver equalizer and their impact on overall link power vs. data rate.

REFERENCES

• 1: B. Casper, M. Haycock, and R. Mooney, "An accurate and efficient analysis method for multi-gb/s chip-to-chip signaling schemes," Symposium on VLSI Circuits Digest of Technical Papers, 2002., no. SN -, pp. 54--57, 2002.
• 2: V. Stojanovic and M. Horowitz, "Modeling and analysis of high-speed links," in IEEE Custom Integrated Circuits Conference, 2003.
• 3: P. Hanumolu, B. Casper, R. Mooney, G.-Y. Wei, and U.-K. Moon, "Analysis of pll clock jitter in high-speed serial links," IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 50, no. 11 SN - 1057--7130, pp. 879--886, 2003.
• 4: H. Hatamkhani and C. Ken Yang, "A study of the optimal data rate for minimum power of i/os," IEEE Transactions on Circuits and Systems II, vol. 53, no. 11 SN - 1057--7130, pp. 1230--1234, 2006.
• 5: M. Hershenson, S. Boyd, and T. Lee, "Optimal design of a cmos op-amp via geometric programming," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 1 SN - 0278--0070, pp. 1--21, 2001.
• 6: P. Mandal and V. Visvanathan, "Cmos op-amp sizing using a geometric programming formulation," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 1, pp. 22--38, 2001.
• 7: Maria del Mar Hershenson, Design of pipeline analog-to-digital converters via geometric programming, Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.317-324, November 10-14, 2002, San Jose, California [doi>10.1145/774572.774620]
• 8: D. Colleran, C. Portmann, A. Hassibi, C. Crusius, S. Mohan, S. Boyd, T. Lee, and M. del Mar Hershenson, "Optimization of phase-locked loop circuits via geometric programming," Proceedings of the IEEE Custom Integrated Circuits Conference, 2003., no. SN -, pp. 377--380, 2003.
• 9: Xin Li , Jian Wang , L. T. Pileggi , Tun-Shih Chen , Wanju Chiang, Performance-centering optimization for system-level analog design exploration, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.422-429, November 06-10, 2005, San Jose, CA
• 10: Stephen Boyd , Lieven Vandenberghe, Convex Optimization, Cambridge University Press, New York, NY, 2004
• 11: C. Maranas and C. Floudas, "Global optimization in generalized geometric programming," pp. 351--370, 1997.
• 12: Jintae Kim , Jaeseo Lee , L. Vandenberghe, Techniques for improving the accuracy of geometric-programming based analog circuit design optimization, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.863-870, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382695]
• 13: Walter Daems , Georges Gielen , Willy Sansen, Simulation-based automatic generation of signomial and posynomial performance models for analog integrated circuit sizing, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
• 14: V. Stojanovic, A. Amirkhany, and M. Horowitz, "Optimal linear precoding with theoretical and practical data rates in high-speed seriallink backplane communication," IEEE International Conference on Communications, vol. 5, no. SN -, pp. 2799--2806 Vol.5, 2004.
• 15: Jihong Ren , Mark Greenstreet, A unified optimization framework for equalization filter synthesis, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, Anaheim, California, USA [doi>10.1145/1065579.1065747]
• 16: Dimitris Bertsimas , John Tsitsiklis, Introduction to Linear Optimization, Athena Scientific, 1997
• 17: R. Farjad-Rad, N. Hiok-Taiq, M. Edward Lee, R. Senthinathan, W. Dally, A. Nguyen, R. Rathi, J. Poulton, J. Edmondson, J. Tran, and H. Yazdanmehr, "0.622-8.0 gbps 150 mw serial io macrocell with fully flexible preemphasis and equalization," Symposium on VLSI Circuits, 2003. Digest of Technical Papers. 2003, no. SN -, pp. 63--66, 2003.
• 18: J. Zerbe, C. Werner, V. Stojanovic, F. Chen, J. Wei, G. Tsang, D. Kim, W. Stonecypher, A. Ho, T. Thrush, R. Kollipara, M. Horowitz, and K. Donnelly, "Equalization and clock recovery for a 2.5-10-gb/s 2-pam/4-pam backplane transceiver cell," IEEE Journal of Solid-State Circuits, vol. 38, no. 12 SN - 0018-9200, pp. 2121--2130, 2003.