Pulse width allocation with clock skew scheduling for optimizing pulsed latch-based sequential circuits

ABSTRACT

Pulsed latches, latches driven by a brief clock pulse, offer the convenience of flip-flop-like timing verification and optimization, while retaining superior design parameters of latches over flip-flops. But, pulsed latch-based design using a single pulse width has a limitation in reducing clock period. The limitation still exists even if clock skew scheduling is employed, since the amount of skew that can be assigned is practically limited due to process variations. The problem of allocating pulse width (out of discrete number of predefined widths) and scheduling clock skew (within prescribed upper bound) is formulated, for the first time, for optimizing pulsed latch-based sequential circuits. An allocation algorithm called PWCS_Optimize is proposed to solve the problem. Experiments with 65-nm technology demonstrate that small number of variety of pulse widths (up to 5) combined with clock skews (up to 10% of clock period) yield minimum clock period for many benchmark circuits. The design flow including PWCS_Optimize, placement and routing, and synthesis of local and global clock trees is presented and assessed with example circuits.

REFERENCES

• 1: H. Partovi et al., "Flow-through latch and edge-triggered flip-flop hybrid elements," in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 1996, pp. 138--139.
• 2: S. Kozu et al., "A 100 MHz 0.4W RISC processor with 200 MHz multiply-adder, using pulse-register technique," in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 1996, pp. 140--141.
• 3: N. Kurd et al., "A multigigahertz clocking scheme for the Pentium 4 microprocessor," IEEE Journal of Solid-State Circuits, vol. 36, no. 11, pp. 1647--1653, Nov. 2001.
• 4: S. Naffziger et al., "The implementation of the Itanium 2 microprocessor," IEEE Journal of Solid-State Circuits, vol. 37, no. 11, pp. 1448--1460, Nov. 2002.
• 5: S. Shibatani and A. Li, "Pulse-latch approach reduces dynamic power," July 2006, EE Times.
• 6: Kaushik Ravindran , Andreas Kuehlmann , Ellen Sentovich, Multi-Domain Clock Skew Scheduling, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.801, November 09-13, 2003 [doi>10.1109/ICCAD.2003.100]
• 7: S H Unger , Chung-Jen Tan, Clocking Schemes for High-Speed Digital Systems, IEEE Transactions on Computers, v.35 n.10, p.880-895, October 1986 [doi>10.1109/TC.1986.1676679]
• 8: R.-S. Tsay, "Exact zero skew," in Proc. Int. Conf. on Computer Aided Design, Nov. 1991, pp. 336--339.
• 9: S. Sapatnekar and R. Deokar, "Utilizing the retiming-skew equivalence in a practical algorithm for retiming large circuits," IEEE Trans. on Computer-Aided Design, vol. 15, no. 10, pp. 1237--1248, Oct. 1996.
• 10: Narendra V. Shenoy , Robert K. Brayton , Alberto L. Sangiovanni-Vincentelli, Minimum padding to satisfy short path constraints, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.156-161, November 07-11, 1993, Santa Clara, California, United States
• 11: Deshanand P. Singh , Stephen D. Brown, Constrained clock shifting for field programmable gate arrays, Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays, February 24-26, 2002, Monterey, California, USA [doi>10.1145/503048.503067]
• 12: "Opencores," http://www.opencores.org/.
• 13: E. M. Sentovich et al., "SIS: a system for sequential circuit synthesis," May 1992, Tech. Rep. UCB/ERL M92/41.