Effective IR-drop reduction in at-speed scan testing using Distribution-Controlling X-Identification

ABSTRACT

Test data modification based on test relaxation and X-filling is the preferable approach for reducing excessive IR-drop in at-speed scan testing to avoid test-induced yield loss. However, none of the existing test relaxation methods can control the distribution of identified don't care bits (X-bits), thus adversely affecting the effectiveness of IR-drop reduction. In this paper, we propose a novel test relaxation method, called Distribution-Controlling X-Identification (DC-XID), which controls the distribution of X-bits identified from a set of fully-specified test vectors for the purpose of effectively reducing IR-drop. Experimental results on large industrial circuits demonstrate the effectiveness and practicality of the proposed method in reducing IR-drop, without any impact on fault coverage, test data volume, or test circuit size.

REFERENCES

• 1: Laung-Terng Wang , Cheng-Wen Wu , Xiaoqing Wen, VLSI Test Principles and Architectures: Design for Testability (Systems on Silicon), Morgan Kaufmann Publishers Inc., San Francisco, CA, 2006
• 2: J. Saxena, K. Butler, V. B. Jayaram, and S. Kundu, "A Case Study of IR-drop in Structured At-Speed Testing," Proc. Int'l Test Conf., pp. 1098--1104, 2003.
• 3: Ranganathan Sankaralingam , Nur A. Touba, Inserting Test Points to Control Peak Power During Scan Testing, Proceedings of the 17th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.138-146, November 06-08, 2002
• 4: Seongmoon Wang , Wenlong Wei, A Technique to Reduce Peak Current and Average Power Dissipation in Scan Designs by Limited Capture, Proceedings of the 2007 conference on Asia South Pacific design automation, p.810-816, January 23-26, 2007 [doi>10.1109/ASPDAC.2007.358089]
• 5: Patrick Girard, Survey of Low-Power Testing of VLSI Circuits, IEEE Design & Test, v.19 n.3, p.82-92, May 2002 [doi>10.1109/MDT.2002.1003802]
• 6: N. Nicolici and B. Al-Hashimi, Power-Constrained Testing of VLSI Circuits, Kluwer Academic Publishers, 2003.
• 7: Aman A. Kokrady , C. P. Ravikumar, Static Verification of Test Vectors for IR Drop Failure, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.760, November 09-13, 2003 [doi>10.1109/ICCAD.2003.127]
• 8: Nisar Ahmed , Mohammad Tehranipoor , Vinay Jayaram, A novel framework for faster-than-at-speed delay test considering IR-drop effects, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California [doi>10.1145/1233501.1233541]
• 9: F. Corno , P. Prinetto , M. Rebaudengo , M. Sonza Reorda, 20.3 A Test Pattern Generation Methodology for Low-Power Consumption, Proceedings of the 16th IEEE VLSI Test Symposium, p.453, April 26-30, 1998
• 10: Xiaoqing Wen , Seiji Kajihara , Kohei Miyase , Tatsuya Suzuki , Kewal K. Saluja , Laung-Terng Wang , Khader S. Abdel-Hafez , Kozo Kinoshita, A New ATPG Method for Efficient Capture Power Reduction During Scan Testing, Proceedings of the 24th IEEE VLSI Test Symposium, p.58-65, April 30-May 04, 2006 [doi>10.1109/VTS.2006.8]
• 11: Wei Li , Sudhakar M. Reddy , Irith Pomeranz, On Reducing Peak Current and Power during Test, Proceedings of the IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design, p.156-161, May 11-12, 2005 [doi>10.1109/ISVLSI.2005.53]
• 12: S. Remersaro, X. Lin, Z. Zhang, S. M. Reddy, I. Pomeranz, and J. Rajski, "Preferred Fill: A Scalable Method to Reduce Capture Power for Scan Based Designs," Proc. Int'l Test Conf., Paper 32.2, 2006.
• 13: Santiago Remersaro , Xijiang Lin , Sudhakar M. Reddy , Irith Pomeranz , Janusz Rajski, Low Shift and Capture Power Scan Tests, Proceedings of the 20th International Conference on VLSI Design held jointly with 6th International Conference: Embedded Systems, p.793-798, January 06-10, 2007 [doi>10.1109/VLSID.2007.101]
• 14: Kenneth M. Butler , Jayashree Saxena , Tony Fryars , Graham Hetherington, Minimizing Power Consumption in Scan Testing: Pattern Generation and DFT Techniques, Proceedings of the International Test Conference on International Test Conference, p.355-364, October 26-28, 2004
• 15: X. Wen, Y. Yamashita, S. Morishima, S. Kajihara, L.-T. Wang, K. K. Saluja, and K. Kinoshita, "Low-Capture-Power Test Generation for Scan-Based At-Speed Testing," Proc. Int'l Test Conf., Paper 39.2, 2005.
• 16: X. Wen, K. Miyase, S. Kajihara, T. Suzuki, Y. Yamato, P. Girard, Y. Ohsumi, and L. T. Wang, "A Novel Scheme to Reduce Power Supply Noise for High-Quality At-Speed Scan Testing," Proc. Int'l Test Conf., Paper 25.1, 2007.
• 17: K. Miyase and S. Kajihara, "XID: Don't Care Identification of Test Patterns for Combinational Circuits," IEEE Trans. on Computer-Aided Design, Vol. 23, No. 2, pp. 321--326, Feb. 2004.
• 18: A. H. El-Maleh and K. Al-Utaibi, "An Efficient Test Relaxation Technique for Synchronous Sequential Circuits," IEEE Trans. on Computer-Aided Design, Vol. 23, No. 6, pp. 933--940, June 2004.
• 19: Ranganathan Sankaralingam , Nur A. Touba, Controlling Peak Power During Scan Testing, Proceedings of the 20th IEEE VLSI Test Symposium, p.153, April 28-May 02, 2002
• 20: V. R. Devanathan , C. P. Ravikumar , V. Kamakoti, Glitch-Aware Pattern Generation and Optimization Framework for Power-Safe Scan Test, Proceedings of the 25th IEEE VLSI Test Symmposium, p.167-172, May 06-10, 2007 [doi>10.1109/VTS.2007.34]
• 21: Nisar Ahmed , Mohammad Tehranipoor , Vinay Jayaram, Transition delay fault test pattern generation considering supply voltage noise in a SOC design, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California [doi>10.1145/1278480.1278616]
• 22: Aman A. Kokrady , C. P. Ravikumar, Static Verification of Test Vectors for IR Drop Failure, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.760, November 09-13, 2003 [doi>10.1109/ICCAD.2003.127]
• 23: J. Wang, D. Walker, A. Majhi, B. Kruseman, and S. Eichenberger, "Power Supply Noise in Delay Testing", Proc. ITC, Paper 17.3, 2006.
• 24: Don't-Care Identification on Specific Bits of Test Patterns, Proceedings of the 2002 IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD'02), p.194, September 16-18, 2002