ACM Home Page
Please provide us with feedback. Feedback
BitVisor: a thin hypervisor for enforcing i/o device security
Full text PdfPdf (626 KB)
Source
ACM/Usenix International Conference On Virtual Execution Environments archive
Proceedings of the 2009 ACM SIGPLAN/SIGOPS international conference on Virtual execution environments table of contents
Washington, DC, USA
SESSION: Visors table of contents
Pages 121-130  
Year of Publication: 2009
ISBN:978-1-60558-375-4
Authors
Takahiro Shinagawa  University of Tsukuba, Tsukuba, Ibaraki, Japan
Hideki Eiraku  University of Tsukuba, Tsukuba, Ibaraki, Japan
Kouichi Tanimoto  University of Tsukuba, Tsukuba, Ibaraki, Japan
Kazumasa Omote  Japan Advanced Institute of Science and Technology, Nomi, Ishikawa, Japan
Shoichi Hasegawa  University of Tsukuba, Tsukuba, Ibaraki, Japan
Takashi Horie  University of Tsukuba, Tsukuba, Ibaraki, Japan
Manabu Hirano  Toyota National College of Technology, Toyota, Aichi, Japan
Kenichi Kourai  Kyushu Institute of Technology, Kitakyushu, Fukuoka, Japan
Yoshihiro Oyama  University of Electro-Communications, Chofu, Tokyo, Japan
Eiji Kawai  Nara Institute of Science and Technology, Ikoma, Nara, Japan
Kenji Kono  Keio University, Yokohama, Kanagawa, Japan
Shigeru Chiba  Tokyo Institute of Technology, Meguro, Tokyo, Japan
Yasushi Shinjo  University of Tsukuba, Tsukuba, Ibaraki, Japan
Kazuhiko Kato  University of Tsukuba, Tsukuba, Ibaraki, Japan
Sponsors
ACM: Association for Computing Machinery
SIGPLAN: ACM Special Interest Group on Programming Languages
SIGOPS: ACM Special Interest Group on Operating Systems
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 68,   Downloads (12 Months): 412,   Citation Count: 0
Additional Information:

abstract   references   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1508293.1508311
What is a DOI?

ABSTRACT

Virtual machine monitors (VMMs), including hypervisors, are a popular platform for implementing various security functionalities. However, traditional VMMs require numerous components for providing virtual hardware devices and for sharing and protecting system resources among virtual machines (VMs), enlarging the code size of and reducing the reliability of the VMMs.

This paper introduces a hypervisor architecture, called parapass-through, designed to minimize the code size of hypervisors by allowing most of the I/O access from the guest operating system (OS) to pass-through the hypervisor, while the minimum access necessary to implement security functionalities is completely mediated by the hypervisor. This architecture uses device drivers of the guest OS to handle devices, thereby reducing the size of components in the hypervisor to provide virtual devices. This architecture also allows to run only single VM on it, eliminating the components for sharing and protecting system resources among VMs.

We implemented a hypervisor called BitVisor and a parapass-through driver for enforcing storage encryption of ATA devices based on the parapass-through architecture. The experimental result reveals that the hypervisor and ATA driver require approximately 20 kilo lines of code (KLOC) and 1.4 KLOC respectively.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

1
2
3
 
4
5
6
 
7
Advanced Micro Devices. AMD64 architecture programmer's manual volume 2: System programming rev 3--14, September 2007.
8
9
 
10
 
11
R. Goldberg. Architectural Principles for Virtual Computer Systems. PhD thesis, Harvard University, February 1973.
 
12
IEEE. IEEE standard for cryptographic protection of data on blockoriented storage devices, April 2008. IEEE Std 1619-2007.
13
14
 
15
16
 
17
 
18
R. Meushaw and D. Simard. Nettop: Commercial technology in high assurance applications, 2000.
 
19
Junichi Murakami. A hypervisor IPS based on hardware assisted virtualization technology. In Black Hat USA 2008, August 2008.
20
 
21
Gil Neiger, Amy Santoni, Felix Leung, Dion Rodgers, and Rich Uhlig. Intel virtualization technology: Hardware support for efficient processor virtualization. Intel Technology Journal, 10(03):167--177, August 2006.
 
22
Mahendra Ramachandran, Ned Smith, Matthew Wood, Sharad Garg, Jim Stanley, Eswar Eduri, Rinat Rappoport, Arie Chobotaro, Carl Klotz, and Lori Janz. New client virtualization usage models using intel virtualization technology. Intel Technology Journal, 10(03):205--216, August 2006.
 
23
 
24
Jerome H. Saltzer and Michael D. Schroeder. The protection of information in computer systems. Proceedings of the IEEE, 63(9):1278--1308, September 1975.
25
 
26
27
 
28
VMWare. Vmware esx server virtual infrastructure node evaluator's guide, November 2005. http://www.vmware.com/pdf/esx_vin_eval.pdf.
 
29
David A. Wheeler. Counting source lines of code (sloc). http://www.dwheeler.com/sloc/.
30

Collaborative Colleagues:
Takahiro Shinagawa: colleagues
Hideki Eiraku: colleagues
Kouichi Tanimoto: colleagues
Kazumasa Omote: colleagues
Shoichi Hasegawa: colleagues
Takashi Horie: colleagues
Manabu Hirano: colleagues
Kenichi Kourai: colleagues
Yoshihiro Oyama: colleagues
Eiji Kawai: colleagues
Kenji Kono: colleagues
Shigeru Chiba: colleagues
Yasushi Shinjo: colleagues
Kazuhiko Kato: colleagues