ACM Home Page
Please provide us with feedback. Feedback
A parallel/vectorized double-precision exponential core to accelerate computational science applications
Source
International Symposium on Field Programmable Gate Arrays archive
Proceeding of the ACM/SIGDA international symposium on Field programmable gate arrays table of contents
Monterey, California, USA
POSTER SESSION: Architectures & applications table of contents
Pages 285-285  
Year of Publication: 2009
ISBN:978-1-60558-410-2
Authors
Robin Pottathuparambil  University of North Carolina at Charlotte, Charlotte, NC, USA
Ron Sass  University of North Carolina at Charlotte, Charlotte, NC, USA
Sponsors
SIGDA: ACM Special Interest Group on Design Automation
ACM: Association for Computing Machinery
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): n/a,   Downloads (12 Months): n/a,   Citation Count: 0
Additional Information:

abstract   index terms   collaborative colleagues  

Tools and Actions: Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1508128.1508198
What is a DOI?

ABSTRACT

Many natural processes exhibit exponential decay and, consequently, computational scientists make extensive use of e-χx in computer simulation experiments. While it is common to implement transcendental functions (sine, cosine, exponentiation, etc.) in hardware using the well-known CORDIC algorithm, many contemporary FPGA implementations either use fixed point or reduced precision floating-point operations (which suffers from a high average/mean error). Unfortunately, these solutions are unacceptable for many computational scientist who require the accuracy of doubleprecision values.

This paper presents a direct implementation of an IEEE 754 double-precision e-χx FPGA core to support computational science applications. The design is similar to CORDIC but has been modified to specifically support exponentiation; it is pipelined and parallel to efficiently handle large vectors of parameters. Compared to solutions described in the literature, it consumes lesser logical gates, enabling more e-χx cores per FPGA. The paper compares the implementation to the current prevailing approaches. Results shows that the implementation on the Virtex 4 XC4VFX60 FPGA achieves a correct precise double-precision e-χx values, with a high throughput.


Collaborative Colleagues:
Robin Pottathuparambil: colleagues
Ron Sass: colleagues