Clock power reduction for virtex-5 FPGAs

ABSTRACT

Clock network power in field-programmable gate arrays (FPGAs) is considered and two complementary approaches for clock power reduction in the Xilinx Virtex-5 FPGA are presented. The approaches are unique in that they leverage specific architectural aspects of Virtex-5 to achieve reductions in dynamic power consumed by the clock network. The first approach comprises a placement-based technique to reduce interconnect resource usage on the clock network, thereby reducing capacitance and power (up to 12%). The second approach borrows the "clock gating" notion from the ASIC domain and applies it to FPGAs. Clock enable signals on flip-flops are selectively migrated to use the dedicated clock enable available on the FPGA's built-in clock network, leading to reduced toggling on the clock interconnect and lower power (up to 28%). Power reductions are achieved without any performance penalty, on average.

REFERENCES

• 1: Actel, Corp., Mountain View, CA. IGLOO Low-Power Flash FPGAs General Description, 2007.
• 2: Taneem Ahmed , Paul D. Kundarewich , Jason H. Anderson , Brad L. Taylor , Rajat Aggarwal, Architecture-specific packing for virtex-5 FPGAs, Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays, February 24-26, 2008, Monterey, California, USA [doi>10.1145/1344671.1344675]
• 3: Altera, Corp., San Jose, CA. Stratix-III FPGA Family Data Sheet, 2008.
• 4: James H. Anderson , F. N. Najm, Low-power programmable routing circuitry for FPGAs, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.602-609, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382647]
• 5: Jason H. Anderson , Farid N. Najm , Tim Tuan, Active leakage power optimization for FPGAs, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA [doi>10.1145/968280.968287]
• 6: I. Brynjolfson and Z. Zilic. Dynamic clock management for low power applications in FPGAs. In IEEE Custom Integrated Circuits Conference, pages 139--142, Orlando, FL, 2000.
• 7: Benton H. Calhoun , Frank A. Honore , Anantha Chandrakasan, Design methodology for fine-grained leakage control in MTCMOS, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871535]
• 8: Deming Chen , Jason Cong, Delay optimal low-power circuit clustering for FPGAs with dual supply voltages, Proceedings of the 2004 international symposium on Low power electronics and design, August 09-11, 2004, Newport Beach, California, USA [doi>10.1145/1013235.1013259]
• 9: Deming Chen , Jason Cong , Yiping Fan, Low-power high-level synthesis for FPGA architectures, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871541]
• 10: Deming Chen , Jason Cong , Yiping Fan , Zhiru Zhang, High-Level Power Estimation and Low-Power Design Space Exploration for FPGAs, Proceedings of the 2007 conference on Asia South Pacific design automation, p.529-534, January 23-26, 2007 [doi>10.1109/ASPDAC.2007.358040]
• 11: L. Ciccarelli, A. Lodi, and R. Canegallo. Low leakage circuit design for FPGAs. In IEEE Custom Integrated Circuits Conference, pages 715--718, Orlando, FL, 2004.
• 12: Monica Donno , Alessandro Ivaldi , Luca Benini , Enrico Macii, Clock-tree power optimization based on RTL clock-gating, Proceedings of the 40th conference on Design automation, June 02-06, 2003, Anaheim, CA, USA [doi>10.1145/775832.775989]
• 13: A. Gayasen , Y. Tsai , N. Vijaykrishnan , M. Kandemir , M. J. Irwin , T. Tuan, Reducing leakage energy in FPGAs using region-constrained placement, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA [doi>10.1145/968280.968289]
• 14: S. Gupta, J. Anderson, L. Farragher, and Q. Wang. CAD techniques for power optimization in Virtex-5 FPGAs. In IEEE Custom Integrated Circuits Conference, pages 85--88, San Jose, CA, 2007.
• 15: I. Kuon and J. Rose. Measuring the gap between FPGAs and ASICs. IEEE Trans. On CAD of Integrated Circuits and Systems, 26(2):203--215, February 2007.
• 16: Julien Lamoureux , Guy G. Lemieux , Steven J. E. Wilton, GlitchLess: an active glitch minimization technique for FPGAs, Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays, February 18-20, 2007, Monterey, California, USA [doi>10.1145/1216919.1216946]
• 17: Julien Lamoureux , Steven J. E. Wilton, On the Interaction Between Power-Aware FPGA CAD Algorithms, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.701, November 09-13, 2003 [doi>10.1109/ICCAD.2003.106]
• 18: Julien Lamoureux , Steven J. E. Wilton, FPGA clock network architecture: flexibility vs. area and power, Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays, February 22-24, 2006, Monterey, California, USA [doi>10.1145/1117201.1117216]
• 19: J. Lamoureux and S.J.E. Wilton. Clock-aware placement for FPGAs. In IEEE International Conference on Field-Programmable Logic and Applications, pages 124--131, Amsterdam, The Netherlands, 2007.
• 20: Fei Li , Deming Chen , Lei He , Jason Cong, Architecture evaluation for power-efficient FPGAs, Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays, February 23-25, 2003, Monterey, California, USA [doi>10.1145/611817.611844]
• 21: Fei Li , Yan Lin , Lei He, Vdd programmability to reduce FPGA interconnect power, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.760-765, November 07-11, 2004 [doi>10.1109/ICCAD.2004.1382678]
• 22: Fei Li , Yan Lin , Lei He, FPGA power reduction using configurable dual-Vdd, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA [doi>10.1145/996566.996767]
• 23: Arifur Rahman , Vijay Polavarapuv, Evaluation of low-leakage design techniques for field programmable gate arrays, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA [doi>10.1145/968280.968285]
• 24: K. Roy. Power-dissipation driven FPGA place and route under timing constraints. IEEE Transactions On Circuits and Systems, 46(5):634--637, May 1999.
• 25: Li Shang , Alireza S. Kaviani , Kusuma Bathala, Dynamic power consumption in Virtex™-II FPGA family, Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays, February 24-26, 2002, Monterey, California, USA [doi>10.1145/503048.503072]
• 26: Amit Singh , Malgorzata Marek-Sadowska, Efficient circuit clustering for area and power reduction in FPGAs, Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays, February 24-26, 2002, Monterey, California, USA [doi>10.1145/503048.503058]
• 27: Russell Tessier , Vaughn Betz , David Neto , Thiagaraja Gopalsamy, Power-aware RAM mapping for FPGA embedded memory blocks, Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays, February 22-24, 2006, Monterey, California, USA [doi>10.1145/1117201.1117229]
• 28: Kevin Oo Tinmaung , David Howland , Russell Tessier, Power-aware FPGA logic synthesis using binary decision diagrams, Proceedings of the 2007 ACM/SIGDA 15th international symposium on Field programmable gate arrays, February 18-20, 2007, Monterey, California, USA [doi>10.1145/1216919.1216945]
• 29: T. Tuan, S. Kao, A. Rahman, S. Das, and S. Trimberger. A 90nm low-power FPGA for battery-powered applications. IEEE Trans. On CAD of Integrated Circuits and Systems, 26(2):296--300, February 2007.
• 30: K. Vorwerk, M. Rahman, J. Dunoyer, Y.-C. Hsu, A. Kundu, and A. Kennings. A technique for minimizing power during FPGA placement. In IEEE International Conference on Field Programmable Logic and Applications, pages 233--238, Heidelberg, Germany, 2008.
• 31: Qi Wang , Sumit Roy, Power minimization by clock root gating, Proceedings of the 2003 conference on Asia South Pacific design automation, January 21-24, 2003, Kitakyushu, Japan [doi>10.1145/1119772.1119821]
• 32: Xilinx, Inc., San Jose, CA. Virtex-5 FPGA Data Sheet, 2007.

INDEX TERMS

Primary Classification:
  B. Hardware
  B.7 INTEGRATED CIRCUITS
      B.7.2 Design Aids

General Terms:
Algorithms, Design

Keywords:
clocking, field-programmable gate arrays, fpgas, low-power design, optimization, power