Isolated WDDL: A Hiding Countermeasure for Differential Power Analysis on FPGAs

ABSTRACT

Security protocols are frequently accelerated by implementing the underlying cryptographic functions in reconfigurable hardware. However, unprotected hardware implementations are susceptible to side-channel attacks, and Differential Power Analysis (DPA) has been shown to be especially powerful. In this work, we evaluate and compare the effectiveness of common hiding countermeasures against DPA in FPGA-based designs, using the Whirlpool hash function as a case study. In particular, we develop a new design flow called Isolated WDDL (IWDDL). In contrast with previous works, IWDDL isolates the direct and complementary circuit paths, and also provides DPA resistance in the Hamming distance power model. The analysis is supported using actual implementation results.

REFERENCES

• 1: Timo Alho , Panu Hämäläinen , Marko Hännikäinen , Timo D. Hämäläinen, Compact hardware design of Whirlpool hashing core, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
• 2: Karthik Baddam , Mark Zwolinski, Divided Backend Duplication Methodology for Balanced Dual Rail Routing, Proceeding sof the 10th international workshop on Cryptographic Hardware and Embedded Systems, August 10-13, 2008, Washington, DC, USA [doi>10.1007/978-3-540-85053-3_25]
• 3: Barreto, P. S. and Rijmen, V. 2003. The Whirlpool hashing function. http://paginas.terra.com.br/informatica/paulobarreto/WhirlpoolPage.html.
• 4: Brier, E., Clavier, C., and Olivier, F. 2004. Correlation power analysis with a leakage model. In Proceedings of the 6th International Workshop on Cryptographic Hardware and Embedded Systems (CHES’04), M. Joye and J.-J. Quisquater, Eds. Lecture Notes in Computer Science, vol. 3156. Springer, 16--29.
• 5: Carlier, V., Chabanne, H., Dottax, E., and Pelletier, H. 2004. Electromagnetic side channels of an FPGA implementation of AES. IACR ePrint Archive.
• 6: Ricardo Chaves , Georgi Kuzmanov , Leonel Sousa , Stamatis Vassiliadis, Merged computation for Whirlpool hashing, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany [doi>10.1145/1403375.1403441]
• 7: Jason Cong , John Peck , Yuzheng Ding, RASP: a general logic synthesis system for SRAM-based FPGAs, Proceedings of the 1996 ACM fourth international symposium on Field-programmable gate arrays, p.137-143, February 11-13, 1996, Monterey, California, United States [doi>10.1145/228370.228390]
• 8: Karine Gandolfi , Christophe Mourtel , Francis Olivier, Electromagnetic Analysis: Concrete Results, Proceedings of the Third International Workshop on Cryptographic Hardware and Embedded Systems, p.251-261, May 14-16, 2001
• 9: Guilley, S., Chaudhuri, S., Sauvage, L., Graba, T., Danger, J.-L., Hoogvorst, P., Vong, V.-N., and Nassar, M. 2008a. Place-and-route impact on the security of DPL designs in FPGAs. In Proceedings of the IEEE International Workshop on Hardware-Oriented Security and Trust (HOST’08), M. Tehranipoor and J. Plusquellic, Eds. IEEE Computer Society, 26--32.
• 10: Guilley, S., Hoogvorst, P., Mathieu, Y., and Pacalet, R. 2005. The “backend duplication” method. In Proceedings of the 7th International Workshop on Cryptographic Hardware and Embedded Systems (CHES’05), J. R. Rao and B. Sunar, Eds. Lecture Notes in Computer Science, vol. 3659. Springer, 383--397.
• 11: Sylvain Guilley , Laurent Sauvage , Jean-Luc Danger , Tarik Graba , Yves Mathieu, Evaluation of Power-Constant Dual-Rail Logic as a Protection of Cryptographic Applications in FPGAs, Proceedings of the 2008 Second International Conference on Secure System Integration and Reliability Improvement, p.16-23, July 14-17, 2008 [doi>10.1109/SSIRI.2008.31]
• 12: ISO/IEC 10118-3. 2004. Information technology---security techniques---hash-functions---part 3: Dedicated hash-functions.
• 13: Kirschbaum, M. 2007. Investigation of DPA-resistant logic styles. M.S. thesis, Graz University of Technology.
• 14: Kitsos, P. and Koufopavlou, O. G. 2004a. Efficient architecture and hardware implementation of the Whirlpool hash function. IEEE Trans. Consum. Electron. 50, 1, 208--213.
• 15: Kitsos, P. and Koufopavlou, O. G. 2004b. Whirlpool hash function: architecture and VLSI implementation. In Proceedings of the International Symposium on Circuits and Systems (ISCAS’04). Vol. 2. IEEE, 893--896.
• 16: Paul C. Kocher, Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, and Other Systems, Proceedings of the 16th Annual International Cryptology Conference on Advances in Cryptology, p.104-113, August 18-22, 1996
• 17: Paul C. Kocher , Joshua Jaffe , Benjamin Jun, Differential Power Analysis, Proceedings of the 19th Annual International Cryptology Conference on Advances in Cryptology, p.388-397, August 15-19, 1999
• 18: Konrad J. Kulikowski , Mark G. Karpovsky , Alexander Taubin, Power Attacks on Secure Hardware Based on Early Propagation of Data, Proceedings of the 12th IEEE International Symposium on On-Line Testing, p.131-138, July 10-12, 2006 [doi>10.1109/IOLTS.2006.49]
• 19: Douglas Lewin, Design of Logic Systems, John Wiley & Sons, Inc., New York, NY, 1985
• 20: Stefan Mangard , Elisabeth Oswald , Thomas Popp, Power Analysis Attacks: Revealing the Secrets of Smart Cards (Advances in Information Security), Springer-Verlag New York, Inc., Secaucus, NJ, 2007
• 21: Mangard, S., Pramstaller, N., and Oswald, E. 2005. Successfully attacking masked AES hardware implementations. In Proceedings of the 7th International Workshop on Cryptographic Hardware and Embedded Systems (CHES’05), J. R. Rao and B. Sunar, Eds. Lecture Notes in Computer Science, vol. 3659. Springer, 157--171.
• 22: McEvoy, R. P., Tunstall, M., Murphy, C. C., and Marnane, W. P. 2007. Differential power analysis of HMAC based on SHA-2, and countermeasures. In Proceedings of the 8th International Workshop on Information Security Applications (WISA’07), S. Kim, M. Yung, and H.-W. Lee, Eds. Lecture Notes in Computer Science, vol. 4867. Springer, 317--332.
• 23: McLoone, M., McIvor, C., and Savage, A. 2005. High-speed hardware architectures of the Whirlpool hash function. In Proceedings of the IEEE International Conference on Field-Programmable Technology (FPT’05), G. J. Brebner, S. Chakraborty, and W.-F. Wong, Eds. IEEE, 147--162.
• 24: National Institute of Standards and Technology. 2001. FIPS PUB 197. Advanced Encryption Standard.
• 25: National Institute of Standards and Technology. 2002a. FIPS PUB 180-2. Secure Hash Standard.
• 26: National Institute of Standards and Technology. 2002b. FIPS PUB 198. The Keyed-Hash Message Authentication Code (HMAC).
• 27: NESSIE. 2003. New European Schemes for Signatures, Integrity, and Encryption. IST-1999-12324. http://cryptonessie.org.
• 28: Oswald, E. and Mangard, S. 2007. Template attacks on masking---resistance is futile. In Topics in Cryptology --CT-RSA 2007, M. Abe, Ed. Lecture Notes in Computer Science, vol. 4377. Springer, 243--256.
• 29: Peeters, E., Standaert, F.-X., Donckers, N., and Quisquater, J.-J. 2005. Improved higher-order side-channel attacks with FPGA experiments. In Proceedings of the 7th International Workshop on Cryptographic Hardware and Embedded Systems (CHES’05), J. R. Rao and B. Sunar, Eds. Lecture Notes in Computer Science, vol. 3659. Springer, 309--323.
• 30: Norbert Pramstaller , Christian Rechberger , Vincent Rijmen, A compact FPGA implementation of the hash function whirlpool, Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays, February 22-24, 2006, Monterey, California, USA [doi>10.1145/1117201.1117225]
• 31: Sentovich, E. M., Singh, K. J., Lavagno, L., Moon, C., Murgai, R., Saldanha, A., Savoj, H., Stephan, P. R., Brayton, R. K., and Sangiovanni-Vincentelli, A. L. 1992. SIS: A system for sequential circuit synthesis. Tech. rep., University of California, Berkeley. May.
• 32: Standaert, F.-X., Peeters, E., Rouvroy, G., and Quisquater, J.-J. 2006. An overview of power analysis attacks against Field Programmable Gate Arrays. Proc. IEEE 94, 2, 383--394.
• 33: Suzuki, D. and Saeki, M. 2006. Security evaluation of DPA countermeasures using dual-rail precharge logic style. In Proceedings of the 8th International Workshop on Cryptographic Hardware and Embedded Systems (CHES’06) , L. Goubin and M. Matsui, Eds. Lecture Notes in Computer Science, vol. 4249. Springer, 255--269.
• 34: Tiri, K., Akmal, M., and Verbauwhede, I. 2002. A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards. In Proceedings of the 28th European Solid-State Circuits Conference (ESSCIRC’02). IEEE, 403--406.
• 35: Tiri, K. and Verbauwhede, I. 2004. Synthesis of secure FPGA implementations. In Proceedings of the International Workshop on Logic and Synthesis (IWLS’04). 224--231.
• 36: Tiri, K. and Verbauwhede, I. 2006. A digital design flow for secure integrated circuits. IEEE Trans. CAD Integ. Circ. Syst. 25, 7, 1197--1208.
• 37: Waddle, J. and Wagner, D. 2004. Towards efficient second-order power analysis. In Proceedings of the 6th International Workshop on Cryptographic Hardware and Embedded Systems (CHES’04), M. Joye and J.-J. Quisquater, Eds. Lecture Notes in Computer Science, vol. 3156. Springer, 1--15.
• 38: Xilinx. 2006. Spartan-3 generation FPGA user guide. Retrieved online, April 2008. http://direct.xilinx.com/bvdocs/userguides/ug331.pdf.
• 39: Yu, P. 2007. Implementation of DPA-resistant circuit for FPGA. M.S. thesis, Virginia Polytechnic Institute and State University, Blacksburg, Virginia.
• 40: Pengyuan Yu , Patrick Schaumont, Secure FPGA circuits using controlled placement and routing, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, September 30-October 03, 2007, Salzburg, Austria [doi>10.1145/1289816.1289831]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.5 REGISTER-TRANSFER-LEVEL IMPLEMENTATION
      B.5.1 Design

General Terms:
Design, Security

Keywords:
DPA, FPGA, Side-channel attacks, Whirlpool, secure logic