Guest Editors’ Introduction to Security in Reconfigurable Systems Design

ABSTRACT

This special issue on Security in Reconfigurable Systems Design reports on recent research results in the design and implementation of trustworthy reconfigurable systems. Five articles cover topics including power-efficient implementation of public-key cryptography, side-channel analysis of electromagnetic radiation, side-channel resistant design, design of robust unclonable functions on an FPGA, and Trojan detection in an FPGA bitstream.

REFERENCES

• 1: Hamad Alrimeih , Daler Rakhmatov, Security-Performance Trade-offs in Embedded Systems Using Flexible ECC Hardware, IEEE Design & Test, v.24 n.6, p.556-569, November 2007 [doi>10.1109/MDT.2007.204]
• 2: Sashisu Bajracharya , Chang Shu , Kris Gaj , Tarek El-Ghazawi, Implementation of elliptic curve cryptosystems over GF(2ⁿ) in optimal normal basis on a reconfigurable computer, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA [doi>10.1145/968280.968354]
• 3: Markus Dichtl , Jovan Dj. Golić, High-Speed True Random Number Generation with Logic Gates Only, Proceedings of the 9th international workshop on Cryptographic Hardware and Embedded Systems, September 10-13, 2007, Vienna, Austria [doi>10.1007/978-3-540-74735-2_4]
• 4: Drimer, S. 2007. Authentication of FPGA bitstreams: Why and how. In Proceedings of the International Workshop on Applied Reconfigurable Computing (ARC). 73--84.
• 5: Thomas Eisenbarth , Tim Güneysu , Christof Paar , Ahmad-Reza Sadeghi , Dries Schellekens , Marko Wolf, Reconfigurable trusted computing in hardware, Proceedings of the 2007 ACM workshop on Scalable trusted computing, November 02-02, 2007, Alexandria, Virginia, USA [doi>10.1145/1314354.1314360]
• 6: Gogniat, G., Wolf, T., and Burleson, W. 2005. Reconfigurable security primitive for embedded systems. In Proceedings of the International Symposium on System-on-Chip. 23--28.
• 7: Jorge Guajardo , Sandeep S. Kumar , Geert-Jan Schrijen , Pim Tuyls, FPGA Intrinsic PUFs and Their Use for IP Protection, Proceedings of the 9th international workshop on Cryptographic Hardware and Embedded Systems, September 10-13, 2007, Vienna, Austria [doi>10.1007/978-3-540-74735-2_5]
• 8: Hammarberg, J. and Nadjm-Tehrani, S. 2003. Development of safety-critical reconfigurable hardware with Esterel. In Proceedings of the 8th International Workshop on Formal Methods for Industrial Critical Systems (FMICS’03). Electronic Notes in Theoretical Computer Science 80, 219--234.
• 9: Ted Huffmire , Brett Brotherton , Gang Wang , Timothy Sherwood , Ryan Kastner , Timothy Levin , Thuy Nguyen , Cynthia Irvine, Moats and Drawbridges: An Isolation Primitive for Reconfigurable Hardware Based Systems, Proceedings of the 2007 IEEE Symposium on Security and Privacy, p.281-295, May 20-23, 2007 [doi>10.1109/SP.2007.28]
• 10: Sandeep Kumar , Christof Paar , Jan Pelzl , Gerd Pfeiffer , Manfred Schimmler, COPACOBANA A Cost-Optimized Special-Purpose Hardware for Code-Breaking, Proceedings of the 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.311-312, April 24-26, 2006 [doi>10.1109/FCCM.2006.34]
• 11: John Lach , William H. Mangione-Smith , Miodrag Potkonjak, Robust FPGA intellectual property protection through multiple small watermarks, Proceedings of the 36th ACM/IEEE conference on Design automation, p.831-836, June 21-25, 1999, New Orleans, Louisiana, United States [doi>10.1145/309847.310080]
• 12: Srivaths Ravi , Anand Raghunathan , Paul Kocher , Sunil Hattangady, Security in embedded systems: Design challenges, ACM Transactions on Embedded Computing Systems (TECS), v.3 n.3, p.461-491, August 2004 [doi>10.1145/1015047.1015049]
• 13: Sakiyama, K., Mentens, N., Batina, L., Preneel, B., and Verbauwhede, I. 2007. Reconfi-gurable modular arithmetic logic unit supporting high-performance RSA and ECC over GF(p). Int. J. Electron. 94, 5, 501--514.
• 14: Standaert, F.-X., Peeters, E., Rouvroy, G., and Quisquater, J.-J. 2006. An overview of power analysis attacks against field programmable gate arrays. Proc. IEEE 94, 2, 383--394.
• 15: G. Edward Suh , Srinivas Devadas, Physical unclonable functions for device authentication and secret key generation, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California [doi>10.1145/1278480.1278484]
• 16: Berk Sunar , William J. Martin , Douglas R. Stinson, A Provably Secure True Random Number Generator with Built-In Tolerance to Active Attacks, IEEE Transactions on Computers, v.56 n.1, p.109-119, January 2007 [doi>10.1109/TC.2007.4]
• 17: Daisuke Suzuki, How to Maximize the Potential of FPGA Resources for Modular Exponentiation, Proceedings of the 9th international workshop on Cryptographic Hardware and Embedded Systems, September 10-13, 2007, Vienna, Austria [doi>10.1007/978-3-540-74735-2_19]
• 18: Steve Trimberger, Trusted design in FPGAs, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California [doi>10.1145/1278480.1278483]
• 19: Thomas Wollinger , Jorge Guajardo , Christof Paar, Security on FPGAs: State-of-the-art implementations and attacks, ACM Transactions on Embedded Computing Systems (TECS), v.3 n.3, p.534-574, August 2004 [doi>10.1145/1015047.1015052]

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.3 Other Architecture Styles
          Subjects: Adaptable architectures

Additional Classification:
  K. Computing Milieux
  K.6 MANAGEMENT OF COMPUTING AND INFORMATION SYSTEMS
      K.6.5 Security and Protection (D.4.6, K.4.2)

General Terms:
Design, Reliability, Security

Keywords:
Trojan, Trustworthy design, physically unclonable function, side-channel resistant design