A computer-aided VLSI layout system

ABSTRACT

The VLSI layout system is suggested as a practical approach for solving large and complex problems introduced by today's VLSI technology. Computer-based design aids are introduced which are utilized to effectively reduce design time and to increase product quality. A hierarchical description of VLSI circuits is utilized to partition the problem into manageable tasks. Each phase of the VLSI chip design cycle is discussed with special emphasis on layout techniques. The hierarchical VLSI layout system is applicable to the design of "semicustom" or master-slice VLSI circuits. The placement and placement optimization portions of the proposed system have been implemented. Routing and routing optimization techniques are currently being developed.

REFERENCES

• 1: "Computer-aided MOS VLSI Layout System." Electrical Engineering Department, The University of Texas at Austin, February 1980. (Prepared under the direction of R. J. Smith, II, by D. LaPlante, R. Tsui, W. Dees, W. Rogers, H. Bryce, B. D. Rathi, K. Parmar, T. Gunter, and C. Hobbs.)
• 2: Melvin A. Breuer, A class of min-cut placement algorithms, Proceedings of the 14th conference on Design automation, p.284-290, January 1977
• 3: Carver Mead , Lynn Conway, Introduction to VLSI Systems, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1979
• 4: Lorretta I. Corrigan, A placement capability based on partitioning, Proceedings of the 16th Conference on Design automation, p.406-413, June 25-27, 1979, San Diego, CA, United States
• 5: David N. Deutsch, A “Dogleg” channel router, Proceedings of the 13th conference on Design automation, p.425-433, June 28-30, 1976, San Francisco, California, United States [doi>10.1145/800146.804843]
• 6: Akihiro Hashimoto , James Stevens, Wire routing by optimizing channel assignment within large apertures, Proceedings of the 8th workshop on Design automation, p.155-169, June 28-30, 1971, Atlantic City, New Jersey, United States [doi>10.1145/800158.805069]
• 7: David W. Hightower, A solution to line-routing problems on the continuous plane, Proceedings of the 6th annual conference on Design Automation, p.1-24, January 1969 [doi>10.1145/800260.809014]
• 8: J. G. M. Klomp, CAD for LSI: productions's interest is in its economics, ACM SIGDA Newsletter, v.6 n.3, p.11-15, September 1976 [doi>10.1145/1061436.1061438]
• 9: Konrad W. Koller , Ulrich Lauther, The siemens-avesta-system for computer-aided design of MOS-standard cell circuits, Proceedings of the 14th conference on Design automation, p.153-157, January 1977
• 10: Ulrich Lauther, A min-cut placement algorithm for general cell assemblies based on a graph representation, Proceedings of the 16th Conference on Design automation, p.1-10, June 25-27, 1979, San Diego, CA, United States
• 11: Lee, C. Y. "An Algorithm for Path Connections and its Applications." IRE Transactions on Electronic Computers, September 1961, pp. 346--365.
• 12: Paul Losleben , Kathryn Thompson, Topological analysis for VLSI circuits, Proceedings of the 16th Conference on Design automation, p.461-473, June 25-27, 1979, San Diego, CA, United States
• 13: M. F. Oakes, The complete VLSI design system, Proceedings of the 16th Conference on Design automation, p.452-460, June 25-27, 1979, San Diego, CA, United States
• 14: G. Persky , D. N. Deutsch , D. G. Schweikert, LTX - a system for the directed automatic design of LSI circuits, Proceedings of the 13th conference on Design automation, p.399-407, June 28-30, 1976, San Francisco, California, United States [doi>10.1145/800146.804840]
• 15: B. T. Preas , C. W. Gwyn, Methods for hierarchical automatic layout of custom LSI circuit masks, Proceedings of the 15th conference on Design automation, p.206-212, June 19-21, 1978, Las Vegas, Nevada, United States
• 16: B. T. Preas , W. M. vanCleemput, Placement algorithms for arbitrarily shaped blocks, Proceedings of the 16th Conference on Design automation, p.474-480, June 25-27, 1979, San Diego, CA, United States
• 17: David W. Hightower , Robert L. Boyd, A generalized channel router, Proceedings of the 17th conference on Design automation, p.12-21, June 23-25, 1980, Minneapolis, Minnesota, United States [doi>10.1145/800139.804507]