Take a look at the new version of this page: [ beta version ]. Tell us what you think.

ABSTRACT

Computer-aided design tools are vital to the design of VLSI (very-large-scale integration). This paper presents a new integrated design automation system for describing, documenting, simulating, and synthesizing digital systems. The system consists of a new hardware description language, LALSD II; a translator; a simulator; and a logic synthesizer. The language allows the designer to describe a digital system at various levels of detail, to define modules for implementation, and to describe the system at the behavior level, the structure level, or both. The language can accurately describe the timing for various operations. It can precisely describe multilevel, parallel operations. LALSD II can describe synchronous, asynchronous, or mixed systems.

The translator converts the language into a database for simulation and logic synthesis. It can translate each module of the system independently. This means that a designer can modify any module without retranslating other modules.

The multilevel hierarchical simulator is a six-valued, table-driven, significant event simulator with selective trace capabilities. Synchronous, asynchronous, or mixed systems and concurrent events can also be simulated. It can simulate intricate timing relations among different components.

The logic synthesizer accepts the database, the library of logic modules, the key modules, and the clock period specified by the user and produces the logic design in terms of logic modules and their interconnections.

REFERENCES

• 1: Huang, Chi-Lai, and S.Y.H. Su. "Approaches for Computer-Aided Logic/System Design Using Hardware Description Language." Proceedings of International Computer Symposium 1980, Taipei, Taiwan, December 1980, pp. 772--790.
• 2: Huang, C. L., and S.Y.H. Su. "Logic Design Automation Based on LALSD II (Language for Automated Logic and System Design)." Proceedings of the Sixth International Symposium on Computer Hardware Description Languages and Their Applications, Pittsburgh, May 23--25, 1983. Amsterdam: North-Holland, 1983, pp. 165--178.
• 3: Stephen Y.H. Su , Tonysheng Lin, Functional testing techniques for digital LSI/VLSI systems, Proceedings of the 21st conference on Design automation, p.517-528, June 25-27, 1984, Albuquerque, New Mexico, United States
• 4: G. Zimmermann, The MIMOLA design system a computer aided digital processor design method, Proceedings of the 16th Conference on Design automation, p.53-58, June 25-27, 1979, San Diego, CA, United States
• 5: Daniel P. Siewiorek , Mario R. Barbacci, The CMU RT-CAD system: an innovative approach to computer aided design, Proceedings of the June 7-10, 1976, national computer conference and exposition, June 07-10, 1976, New York, New York [doi>10.1145/1499799.1499890]
• 6: Su, S.Y.H., C. L. Huang, and P.Y.K. Fu. "A New Multi-Level Hardware Design Language (LALSD II) and Translator." Proceedings of 5th International Symposium on Computer Hardware Description Languages and Their Applications, Kaiserlautern, W. Germany, Sept. 8--9, 1981. Amsterdam: North-Holland, pp. 155--169.
• 7: Chi-Lai Huang, Computer-aided logic synthesis based on a new multi-level hardware design language---lalsd ii, State University of New York at Binghamton, Binghamton, NY, 1982
• 8: Su, S.Y.H., and P.Y.K. Fu. "LALSD II Translator." Technical Report, Research Group in Design Automation and Fault-tolerant Computing, State University of New York---Binghamton, December 1981.
• 9: Amini, B. "LALSD II Simulator." Ph.D. thesis, Computer Science Department, State University of New York---Binghamton, 1984.
• 10: Su, S.Y.H., and Y. I. Hsieh. "Testing Functional Faults in Digital Systems Described by Register Transfer Languages." Digest of Papers, 1981 Test Conference, pp. 447--457. Also J. of Digital Systems, Summer/Fall, 1982.
• 11: Yinghua Min , Stephen Y.H. Su, Testing functional faults in VLSI, Proceedings of the 19th conference on Design automation, p.384-392, January 1982
• 12: Shen, L., and S.Y.H. Su. "VLSI Functional Test Generation Using Critical Path Traces at a Hardware Description Language Level." Paper presented at the IEEE VLSI Test Workshop, Atlantic City, N.J. March 21--22, 1984.
• 13: Shen, L., and S.Y.H. Su. "A Functional Testing Method for Microprocessors." Proceedings of 14th International Symposium on Fault-tolerant Computing, June 1984.
• 14: Chu, Y. Digital Computer Design Fundamentals. New York: McGraw-Hill, 1962, Chapter 11.
• 15: S. Y. H. Su , E. DuCasse, A Hardware Redundancy Reconfiguration Scheme for Tolerating Multiple Module Failures, IEEE Transactions on Computers, v.29 n.3, p.254-258, March 1980 [doi>10.1109/TC.1980.1675557]
• 16: Su, S.Y.H., and M.B. Baray. "LALSD---A Language for Automated Logic and System Design." Proceedings of the International Computer Symposium, Vol. 1, Taipei, Taiwan, August 1975, pp. 31--42.