Efficient partial scan cell gating for low-power scan-based testing

ABSTRACT

Gating of the outputs of a portion of the scan cells (partial gating) has been recently proposed as a method for reducing the dynamic power dissipation during scan-based testing. We present a new systematic method for selecting, under area and performance design constraints, the most suitable for gating subset of scan cells as well as the proper gating value for each one of them, aiming at the reduction of the average switching activity during testing. We show that the proposed method outperforms the corresponding already known methods, with respect to average dynamic power dissipation reduction.

REFERENCES

• 1: Paul H. Bardell , William H. McAnney , Jacob Savir, Built-in test for VLSI: pseudorandom techniques, Wiley-Interscience, New York, NY, 1987
• 2: Bhunia, S., Mahmoodi, H., Ghosh, D., Mukhopadhyay, S., and Roy, K. 2005. Low-power scan design using first-level supply gating. IEEE Trans. VLSI Syst. 13, 3, 384--395.
• 3: Y. Bonhomme , P. Girard , C. Landrault , S. Pravossoudovitch, Power Driven Chaining of Flip-Flops in Scan Architectures, Proceedings of the 2002 IEEE International Test Conference, p.796, October 07-10, 2002
• 4: Yannick Bonhomme , Patrick Girard , Loïs Guiller , Christian Landrault , Serge Pravossoudovitch , Arnaud Virazel, A Gated Clock Scheme for Low Power Testing of Logic Cores, Journal of Electronic Testing: Theory and Applications, v.22 n.1, p.89-99, February 2006 [doi>10.1007/s10836-006-6259-1]
• 5: Kenneth M. Butler , Jayashree Saxena , Tony Fryars , Graham Hetherington, Minimizing Power Consumption in Scan Testing: Pattern Generation and DFT Techniques, Proceedings of the International Test Conference on International Test Conference, p.355-364, October 26-28, 2004
• 6: Dabholkar, V. and Chakravarty, S. 1994. Two techniques for minimizing power dissipation in scan circuits during test application. In Proceedings of IEEE Asian Test Symposium. 324--329.
• 7: Dabholkar, V., Chakravarty, S., Pomeranz, I., and Reddy, S. 1998. Techniques for minimizing power dissipation in scan and combinational circuits during test application. IEEE Trans. Comput. Aid.-Des. Integr. Circ. Syst. 17, 12, 1325--1333.
• 8: Mohammed Elshoukry , Mohammad Tehranipoor , C. P. Ravikumar, A critical-path-aware partial gating approach for test power reduction, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.2, p.17-es, April 2007 [doi>10.1145/1230800.1230809]
• 9: Stefan Gerstendörfer , Hans-Joachim Wunderlich, Minimized Power Consumption for Scan-Based BIST, Journal of Electronic Testing: Theory and Applications, v.16 n.3, p.203-212, June 2000 [doi>10.1023/A:1008383013319]
• 10: Girard, P., Landrault, C., Pravossoudovitch, S., and Severac, D. 1998. Reducing power consumption during test application by test vector ordering. In Proceedings of the IEEE International Symposium on Circuits and System. 296--299.
• 11: Patrick Girard, Survey of Low-Power Testing of VLSI Circuits, IEEE Design & Test, v.19 n.3, p.82-92, May 2002 [doi>10.1109/MDT.2002.1003802]
• 12: Kavousianos, X., Kalligeros, E., and Nikolos, D. 2007. Multilevel Huffman Coding: An efficient test-data compression method for IP cores. IEEE Trans. Comput. Aid.-Des. Integr. Circ. Syst. 26, 6, 1070--1083.
• 13: Nitin Parimi , Xiaoling Sun, Toggle-Masking for Test-per-Scan VLSI Circuits, Proceedings of the Defect and Fault Tolerance in VLSI Systems, 19th IEEE International Symposium, p.332-338, October 10-13, 2004
• 14: Remersaro, S., Lin, X., Zhang, Z., Reddy, S., Pomeranz, I., and Rajski, J. 2006. Preferred fill: A scalable method to reduce capture power for scan based designs. In Proceedings of the International Test Conference. 32.2.1--32.2.10.
• 15: Ranganathan Sankaralingam , Nur A. Touba, Inserting Test Points to Control Peak Power During Scan Testing, Proceedings of the 17th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.138-146, November 06-08, 2002
• 16: Jayashree Saxena , Kenneth M. Butler , Lee Whetsel., An analysis of power reduction techniques in scan testing, Proceedings of the IEEE International Test Conference 2001, p.670-677, October 30-November 01, 2001
• 17: Shervin Sharifi , Javid Jaffari , Mohammad Hosseinabady , Ali Afzali-Kusha , Zainalabedin Navabi, Simultaneous Reduction of Dynamic and Static Power in Scan Structures, Proceedings of the conference on Design, Automation and Test in Europe, p.846-851, March 07-11, 2005 [doi>10.1109/DATE.2005.270]
• 18: Ozgur Sinanoglu , Ismet Bayraktaroglu , Alex Orailoglu, Scan Power Reduction Through Test Data Transition Frequency Analysis, Proceedings of the 2002 IEEE International Test Conference, p.844, October 07-10, 2002
• 19: Wang, S. and Gupta, S. 2002. An automatic test pattern generator for minimizing switching activity during scan testing activity. IEEE Trans. Comput. Aid.-Des. Integr. Circ. Syst. 21, 8, 954--968.
• 20: Lee Whetsel, Adapting Scan Architectures for Low Power Operation, Proceedings of the 2000 IEEE International Test Conference, p.863, October 03-05, 2000
• 21: Xiaodong Zhang , Kaushik Roy, Power Reduction in Test-Per-Scan BIST, Proceedings of the 6th IEEE International On-Line Testing Workshop (IOLTW), p.133, July 03-05, 2000

INDEX TERMS

Primary Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.1 Reliability, Testing, and Fault-Tolerance

General Terms:
Algorithms, Design, Reliability

Keywords:
Low-power testing, partial gating, scan cell gating, scan-based testing