COTSon: infrastructure for full system simulation

ABSTRACT

Simulation has historically been the primary technique used for evaluating the performance of new proposals in computer architecture. Speed and complexity considerations have traditionally limited its applicability to single-thread processors running application-level code. This is no longer sufficient to model modern multicore systems running the complex workloads of commercial interest today.

COTSon is a simulator framework jointly developed by HP Labs and AMD. The goal of COTSon is to provide fast and accurate evaluation of current and future computing systems, covering the full software stack and complete hardware models. It targets cluster-level systems composed of hundreds of commodity multicore nodes and their associated devices connected through a standard communication network. COTSon adopts a functional-directed philosophy, where fast functional emulators and timing models cooperate to improve the simulation accuracy at a speed sufficient to simulate the full stack of applications, middleware and OSs.

This paper describes the changes in simulation philosophy we embraced in COTSon to address these new challenges. We base functional emulation on established, fast and validated tools that support commodity OSs and complex multitier applications. Through a robust interface between the functional and timing domain, we can leverage other existing simulators for individual sub-components, such as disks or networks. We abandon the idea of "always-on" cycle-based simulation in favor of statistical sampling approaches that can trade accuracy for speed.

COTSon opens up a new dimension in the speed/accuracy space, allowing simulation of a cluster of nodes several orders of magnitude faster with a minimal accuracy loss.

REFERENCES

• 1: Ambric. Massively Parallel Processor Array technology. http://www.ambric.com.
• 2: R. Bedicheck. SimNow: Fast platform simulation purely in software. In Hot Chips 16, Aug. 2004.
• 3: S. Bell, B. Edwards, J. Amann, R. Conlin, K. Joyce, V. Leung, J. MacKay, and M. Reif. TILE64 processor: A 64-core SoC with mesh interconnect. In Proceedings of the International Solid-State Circuits Conference (ISSCC 2008), Feb. 2008.
• 4: Fabrice Bellard, QEMU, a fast and portable dynamic translator, Proceedings of the annual conference on USENIX Annual Technical Conference, p.41-41, April 10-15, 2005, Anaheim, CA
• 5: B. Calder. SimPoint. http://www.cse.ucsd.edu/~calder/simpoint.
• 6: J. Dorsey, S. Searles, M. Ciraula, S. Johnson, N. Bujanos, D. Wu, M. Braganza, S. Meyers, E. Fang, and R. Kumar. An integrated quad-core Opteron processor. In IEEE International Solid-State Circuits Conference (ISSCC 2007), Feb. 2007.
• 7: A. Falcón, P. Faraboschi, and D. Ortega. Combining simulation and virtualization through dynamic sampling. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems & Software, Apr. 2007.
• 8: A. Falcón, P. Faraboschi, and D. Ortega. An adaptive synchronization technique for parallel simulation of networked clusters. In Proc. of the 2008 IEEE International Symp. on Performance Analysis of Systems & Software, Apr. 2008.
• 9: Richard M. Fujimoto, Parallel discrete event simulation, Communications of the ACM, v.33 n.10, p.30-53, Oct. 1990 [doi>10.1145/84537.84545]
• 10: Michael Gschwind , H. Peter Hofstee , Brian Flachs , Martin Hopkins , Yukio Watanabe , Takeshi Yamazaki, Synergistic Processing in Cell's Multicore Architecture, IEEE Micro, v.26 n.2, p.10-24, March 2006 [doi>10.1109/MM.2006.41]
• 11: Thierry Lafage , André Seznec, Choosing representative slices of program execution for microarchitecture simulations: a preliminary application to the data stream, Workload characterization of emerging computer applications, Kluwer Academic Publishers, Norwell, MA, 2001
• 12: J. Lau , J. Sampson , E. Perelman , G. Hamerly , B. Calder, The Strong correlation Between Code Signatures and Performance, Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2005, p.236-247, March 20-22, 2005 [doi>10.1109/ISPASS.2005.1430578]
• 13: Chi-Keung Luk , Robert Cohn , Robert Muth , Harish Patil , Artur Klauser , Geoff Lowney , Steven Wallace , Vijay Janapa Reddi , Kim Hazelwood, Pin: building customized program analysis tools with dynamic instrumentation, Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, June 12-15, 2005, Chicago, IL, USA
• 14: Carl J. Mauer , Mark D. Hill , David A. Wood, Full-system timing-first simulation, Proceedings of the 2002 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, June 15-19, 2002, Marina Del Rey, California
• 15: Jayadev Misra, Distributed discrete-event simulation, ACM Computing Surveys (CSUR), v.18 n.1, p.39-65, March 1986 [doi>10.1145/6462.6485]
• 16: M. Monchiero, J.-H. Ahn, A. Falcón, D. Ortega, and P. Faraboschi. How to simulate 1000 cores. In Workshop on Design, Architecture and Simulation of Chip Multiprocessors (dasCMP'08), Nov. 2008.
• 17: NASA Ames Research Center. The NAS parallel benchmarks. http://www.nas.nasa.gov/Resources/Software/npb.html.
• 18: U. G. Nawathe, M. Hassan, L. Warriner, K. Yen, B. Upputuri, D. Greenhill, A. Kumar, and H. Park. An 8-core 64-thread 64-bit power efficient SPARC SoC (Niagara2). In Proceedings of the International Solid-State Circuits Conference (ISSCC 2007), pages 108--109, 2007.
• 19: J. C. Phillips, R. Braun, W. Wang, J. Gumbart, E. Tajkhorshid, E. Villa, C. Chipot, R. D. Skeel, L. Kale, and K. Schulten. Scalable molecular dynamics with NAMD. Journal of Computational Chemistry, 26(16):1781--1802, Oct. 2005.
• 20: M. Rosenblum. VMware's virtual platform: A virtual machine monitor for commodity PCs. In Hot Chips 11, Aug. 1999.
• 21: Mendel Rosenblum , Stephen A. Herrod , Emmett Witchel , Anoop Gupta, Complete Computer System Simulation: The SimOS Approach, IEEE Parallel & Distributed Technology: Systems & Technology, v.3 n.4, p.34-43, December 1995 [doi>10.1109/88.473612]
• 22: Timothy Sherwood , Erez Perelman , Greg Hamerly , Brad Calder, Automatically characterizing large scale program behavior, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California
• 23: Amitabh Srivastava , Alan Eustace, ATOM: a system for building customized program analysis tools, Proceedings of the ACM SIGPLAN 1994 conference on Programming language design and implementation, p.196-205, June 20-24, 1994, Orlando, Florida, United States
• 24: Standard Performance Evaluation Corporation. SPEC CPU2000. http://www.spec.org/cpu2000.
• 25: Shyamkumar Thoziyoor , Jung Ho Ahn , Matteo Monchiero , Jay B. Brockman , Norman P. Jouppi, A Comprehensive Memory Modeling Tool and Its Application to the Design and Analysis of Future Memory Hierarchies, Proceedings of the 35th International Symposium on Computer Architecture, p.51-62, June 21-25, 2008
• 26: TOP500 Project. TOP500 Supercomputer Sites. http://www.top500.org.
• 27: Dana Vantrease , Robert Schreiber , Matteo Monchiero , Moray McLaren , Norman P. Jouppi , Marco Fiorentino , Al Davis , Nathan Binkert , Raymond G. Beausoleil , Jung Ho Ahn, Corona: System Implications of Emerging Nanophotonic Technology, Proceedings of the 35th International Symposium on Computer Architecture, p.153-164, June 21-25, 2008
• 28: Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy
• 29: Roland E. Wunderlich , Thomas F. Wenisch , Babak Falsafi , James C. Hoe, SMARTS: accelerating microarchitecture simulation via rigorous statistical sampling, Proceedings of the 30th annual international symposium on Computer architecture, June 09-11, 2003, San Diego, California
• 30: Joshua J. Yi , Lieven Eeckhout , David J. Lilja , Brad Calder , Lizy K. John , James E. Smith, The Future of Simulation: A Field of Dreams, Computer, v.39 n.11, p.22-29, November 2006 [doi>10.1109/MC.2006.404]
• 31: Joshua J. Yi , Sreekumar V. Kodakara , Resit Sendag , David J. Lilja , Douglas M. Hawkins, Characterizing and Comparing Prevailing Simulation Techniques, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.266-277, February 12-16, 2005 [doi>10.1109/HPCA.2005.8]

INDEX TERMS

Primary Classification:
  B. Hardware
  B.2 ARITHMETIC AND LOGIC STRUCTURES
      B.2.2 Performance Analysis and Design Aids**

Additional Classification:
  B. Hardware
  B.3 MEMORY STRUCTURES
      B.3.3 Performance Analysis and Design Aids**

General Terms:
Measurement, Performance

Keywords:
full system simulation