| Speed scaling with an arbitrary power function |
| Full text |
Pdf
(390 KB)
|
| Source
|
Symposium on Discrete Algorithms
archive
Proceedings of the Nineteenth Annual ACM -SIAM Symposium on Discrete Algorithms
table of contents
New York, New York
Pages 693-701
Year of Publication: 2009
|
|
Authors
|
|
| Publisher |
Society for Industrial and Applied Mathematics
Philadelphia, PA, USA
|
| Bibliometrics |
Downloads (6 Weeks): 17, Downloads (12 Months): 97, Citation Count: 2
|
|
|
ABSTRACT
All of the theoretical speed scaling research to date has assumed that the power function, which expresses the power consumption P as a function of the processor speed s, is of the form P = sα, where α > 1 is some constant. Motivated in part by technological advances, we initiate a study of speed scaling with arbitrary power functions. We consider the problem of minimizing the total flow plus energy. Our main result is a (3+ε)-competitive algorithm for this problem, that holds for essentially any power function. We also give a (2+ε)-competitive algorithm for the objective of fractional weighted flow plus energy. Even for power functions of the form sα, it was not previously known how to obtain competitiveness independent of α for these problems. We also introduce a model of allowable speeds that generalizes all known models in the literature.
REFERENCES
Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.
| |
1
|
Susanne Albers and Hiroshi Fujiwara. Energy-efficient algorithms for flow time minimization. In Lecture Notes in Computer Science (STACS), volume 3884, pages 621--633, 2006.
|
| |
2
|
Nikhil Bansal , Ho-Leung Chan , Tak-Wah Lam , Lap-Kei Lee, Scheduling for Speed Bounded Processors, Proceedings of the 35th international colloquium on Automata, Languages and Programming, Part I, July 07-11, 2008, Reykjavik, Iceland
[doi> 10.1007/978-3-540-70575-8_34]
|
| |
3
|
|
| |
4
|
|
| |
5
|
|
| |
6
|
Fred Bower, Daniel Sorin, and Landon Cox. The impact of dynamically heterogeneous multicore processors on thread scheduling. Unpublished.
|
| |
7
|
David M. Brooks , Pradip Bose , Stanley E. Schuster , Hans Jacobson , Prabhakar N. Kudva , Alper Buyuktosunoglu , John-David Wellman , Victor Zyuban , Manish Gupta , Peter W. Cook, Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors, IEEE Micro, v.20 n.6, p.26-44, November 2000
[doi> 10.1109/40.888701]
|
 |
8
|
|
 |
9
|
|
| |
10
|
G. H. Hardy, J. E. Littlewood, and G. Polya. Inequalities. Cambridge University Press, 1952.
|
| |
11
|
|
| |
12
|
John Markoff and Steve Lohr. Intel's huge bet turns iffy. New York Times, September 29 2002.
|
 |
13
|
|
 |
14
|
|
| |
15
|
Kirk Pruhs, Patchrawat Uthaisombut, and Gerhard Woeginger. Getting the best response for your erg. In Scandanavian Workshop on Algorithms and Theory, 2004.
|
|