ACM Home Page
Please provide us with feedback. Feedback
Stateful hardware decompression in networking environment
Full text PdfPdf (792 KB)
Source Symposium On Architecture For Networking And Communications Systems archive
Proceedings of the 4th ACM/IEEE Symposium on Architectures for Networking and Communications Systems table of contents
San Jose, California
SESSION: Hardware implementations table of contents
Pages 141-150  
Year of Publication: 2008
ISBN:978-1-60558-346-4
Authors
Hao Yu  IBM Corporation
Hubertus Franke  IBM Corporation
Giora Biran  IBM Corporation
Amit Golander  IBM Corporation
Terry Nelms  IBM Corporation
Brian M. Bass  IBM Corporation
Sponsors
SIGARCH: ACM Special Interest Group on Computer Architecture
SIGCOMM: ACM Special Interest Group on Data Communication
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 17,   Downloads (12 Months): 70,   Citation Count: 0
Additional Information:

abstract   references   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1477942.1477968
What is a DOI?

ABSTRACT

Compression and Decompression can significantly lower the network bandwidth requirements for common internet traffic. Driven by the demands of an enterprise network intrusion system, this paper defines and examines the requirements of popular dictionary-based decompression in the real-time network processing scenario. In particular, a "stateful" decompression is required that arises out of the packet oriented nature of current networks, where the decompression of the data of a packet depends on the decompressed contents of its preceeding packets composing the same data stream. We propose an effective hardware decompression acceleration engine, which fetches the history data into the accelerator's fast memory on-demand and hides the associated latency by exploring the parallelism of the dictionary-based decompression process. We specify and evaluate various design and implementation options of the fetch-on-demand mechanism, i.e. prefetch most frequently used history, on-accelerator history buffer management, and reuse of fetched history data. Through simulation-based performance study, we show the effectiveness of the proposed mechanism on hiding the overhead of stateful decompression. We further show the effects of the design options and the impact on the overall performance of the network service stack of an intrusion prevension system.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
 
2
Comtech AHA Corporation. AHA362-PCIX GZIP Compression Accelerator Quick Start Guide. http://www.aha.com/show_pub.php?id=200, 2008.
 
3
 
4
S. M. Dorward and S. Quinlan. Method and apparatus for data compression of network packets. U. S. Patent 6,388,584, 2002.
 
5
 
6
IBM. Core Connect Bus Architecture. IBM White Paper at http://www.ibm.com/chips/techlib/techlib.nsf/literature/CoreConnect_Bus_ Architecture, 1999.
 
7
IBM Internet Security Systems (ISS). Proventia Network IPS GX6116. http://www.iss.net/products/index.html, 2008.
 
8
Indra Networks. SC MX4E Compression Card. http://www.indranetworks.com/SCMX4E.html, 2008.
 
9
10
 
11
Port80 Software. Port80 Surveys HTTP Compression on the Top 100 Corporations' Web Sites. http://www.port80software.com/surveys/top1000compression/, 2007.
 
12
 
13
14
 
15
Snort.org. Snort Home Page. http://www.snort.org, 2008.
 
16
C. Spackman. Compression/Decompression Tradeoffs for Data Networking and Storage. http://www.networksystemsdesignline.com/howto/, 2007.
 
17
L. M. Stauffer and D. S. Hirschberg. Parallel Text Compression. Technical report, 1993.
 
18
 
19
J. M. Tendler, J. S. Dodson, J. J. S. Fields, and B. Sinharoy. POWER4 System Microarchitecture. IBM Journal of Research and Development, 46(1), 2002.
 
20
R. B. Tremaine, P. A. Franaszek, J. T. Robinson, C. O. Schulz, T. B. Smith, M. E. Wazlowski, and P. M. Bland. IBM Memory Expansion Technology (MXT). IBM Journal of Research and Development, 45(2):271--286, 2001.
 
21
J. Ziv and A. Lempel. A Universal Algorithm for Sequential Data Compression. IEEE Trans. on Information Theory, 23(3):337--343, 1977.

Collaborative Colleagues:
Hao Yu: colleagues
Hubertus Franke: colleagues
Giora Biran: colleagues
Amit Golander: colleagues
Terry Nelms: colleagues
Brian M. Bass: colleagues