On runtime management in multi-core packet processing systems

ABSTRACT

Computer networks require increasingly complex packet processing in the data path to adapt to new functionality requirements. To meet performance demands, packet processing systems on routers employ multiple processor cores. We investigate the design of an efficient run-time management system that handles the allocation of processing tasks to processor cores. Using run-time profiling information about processing requirements and traffic characteristics, the system is able to adapt to dynamic changes in the workload and balance the utilization of all processing resources to maximize throughput. We present a prototype implementation of our system that is based on the Click modular router. Our results show that our prototype system can adapt to changing workloads and process computationally demanding packets at 1.32 times higher data rates than SMP Click.

REFERENCES

• 1: Thomas Anderson , Larry Peterson , Scott Shenker , Jonathan Turner, Overcoming the Internet Impasse through Virtualization, Computer, v.38 n.4, p.34-41, April 2005 [doi>10.1109/MC.2005.136]
• 2: Kenneth L. Calvert , James Griffioen , Su Wen, Lightweight network support for scalable end-to-end services, Proceedings of the 2002 conference on Applications, technologies, architectures, and protocols for computer communications, August 19-23, 2002, Pittsburgh, Pennsylvania, USA
• 3: Benjie Chen , Robert Morris, Flexible Control of Parallelism in a Multiprocessor PC Router, Proceedings of the General Track: 2002 USENIX Annual Technical Conference, p.333-346, June 25-30, 2001
• 4: Cisco Systems, Inc. The Cisco QuantumFlow Processor: CiscoŠs Next Generation Network Processor. San Jose, CA, Feb. 2008.
• 5: Dan Decasper , Zubin Dittia , Guru Parulkar , Bernhard Plattner, Router plugins: a software architecture for next generation routers, Proceedings of the ACM SIGCOMM '98 conference on Applications, technologies, architectures, and protocols for computer communication, p.229-240, August 31-September 04, 1998, Vancouver, British Columbia, Canada
• 6: Eatherton, W. The push of network processing to the top of the pyramid. In Keynote Presentation at ACM/IEEE Symposium on Architectures for Networking and Communication Systems (ANCS) (Princeton, NJ, Oct. 2005).
• 7: Anja Feldmann, Internet clean-slate design: what and why?, ACM SIGCOMM Computer Communication Review, v.37 n.3, July 2007 [doi>10.1145/1273445.1273453]
• 8: Ganapathy, S., and Wolf, T. Design of a network service architecture. In Proc. of Sixteenth IEEE International Conference on Computer Communications and Networks (ICCCN) (Honolulu, HI, Aug. 2007), pp. 754--759.
• 9: Goglin, S. D., Hooper, D., Kumar, A., and Yavatkar, R. Advanced software framework, tools, and languages for the IXP family. Intel Technology Journal 7, 4 (Nov. 2003), 64--76.
• 10: Grohoski, G. Niagara2: A highly threaded server-on-a-chip. In Proc. of Symposium on High Performance Chips (HOT CHIPS 18 (Palo Alto, CA, Aug. 2006).
• 11: Hadzic, I., Marcus, W. S., and Smith, J. M. On-the-fly programmable hardware for networks. In Proc. of IEEE Globecom 98 (Syndey, Australia, Nov. 1998).
• 12: Norman C. Hutchinson , Larry L. Peterson, The X-Kernel: An Architecture for Implementing Network Protocols, IEEE Transactions on Software Engineering, v.17 n.1, p.64-76, January 1991 [doi>10.1109/32.67579]
• 13: Eddie Kohler , Robert Morris , Benjie Chen , John Jannotti , M. Frans Kaashoek, The click modular router, ACM Transactions on Computer Systems (TOCS), v.18 n.3, p.263-297, Aug. 2000 [doi>10.1145/354871.354874]
• 14: Kokku, R., Riché, T., Kunze, A., Mudigonda, J., Jason, J., and Vin, H. A case for run-time adaptation in packet processing systems. In Proc. of the 2nd Workshop on Hot Topics in Networks (HOTNETS-II) (Cambridge, MA, Nov. 2003).
• 15: John W. Lockwood , Nick McKeown , Greg Watson , Glen Gibb , Paul Hartke , Jad Naous , Ramanan Raghuraman , Jianying Luo, NetFPGA--An Open Platform for Gigabit-Rate Network Switching and Routing, Proceedings of the 2007 IEEE International Conference on Microelectronic Systems Education, p.160-161, June 03-04, 2007 [doi>10.1109/MSE.2007.69]
• 16: Arindam Mallik , Yu Zhang , Gokhan Memik, Automated task distribution in multicore network processors using statistical analysis, Proceedings of the 3rd ACM/IEEE Symposium on Architecture for networking and communications systems, December 03-04, 2007, Orlando, Florida, USA [doi>10.1145/1323548.1323563]
• 17: Plishker, W., Ravindran, K., Shah, N., and Keutzer, K. Automated task allocation for network processors. In Proc. of Network System Design Conference (Oct. 2004), pp. 235--245.
• 18: Niraj Shah , William Plishker , Kaushik Ravindran , Kurt Keutzer, NP-Click: A Productive Software Development Approach for Network Processors, IEEE Micro, v.24 n.5, p.45-54, September 2004 [doi>10.1109/MM.2004.53]
• 19: Tammo Spalink , Scott Karlin , Larry Peterson , Yitzchak Gottlieb, Building a robust software-based router using network processors, Proceedings of the eighteenth ACM symposium on Operating systems principles, October 21-24, 2001, Banff, Alberta, Canada
• 20: David L. Tennenhouse , David J. Wetherall, Towards an active network architecture, ACM SIGCOMM Computer Communication Review, v.26 n.2, p.5-17, April 1996 [doi>10.1145/231699.231701]
• 21: Jonathan S. Turner, A proposed architecture for the GENI backbone platform, Proceedings of the 2006 ACM/IEEE symposium on Architecture for networking and communications systems, December 03-05, 2006, San Jose, California, USA [doi>10.1145/1185347.1185349]
• 22: Jonathan S. Turner , Patrick Crowley , John DeHart , Amy Freestone , Brandon Heller , Fred Kuhns , Sailesh Kumar , John Lockwood , Jing Lu , Michael Wilson , Charles Wiseman , David Zar, Supercharging planetlab: a high performance, multi-application, overlay network platform, Proceedings of the 2007 conference on Applications, technologies, architectures, and protocols for computer communications, August 27-31, 2007, Kyoto, Japan
• 23: Wolf, T., Weng, N., and Tai, C.-H. Run-time support for multi-core packet processing systems. IEEE Network 21, 4 (July 2007), 29--37.

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.2 COMPUTER-COMMUNICATION NETWORKS
      C.2.6 Internetworking
          Subjects: Routers

Additional Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.4 Parallel Architectures

General Terms:
Algorithms, Design, Performance