Design of a scalable network programming framework

ABSTRACT

Nearly all programmable commercial hardware solutions offered for high-speed networking systems are capable of meeting the performance and flexibility requirements of equipment vendors. However, the primary obstacle to adoption lies with the software architectures and programming environments supported by these systems. Shortcomings include use of unfamiliar languages and libraries, portability and backwards compatibility, vendor lock-in, design and development learning curve, availability of competent developers, and a small existing base of software. Another key shortcoming of previous architectures is that either they are not multi-core oriented or they expose all the hardware details, making it very hard for programmers to deal with. In this paper, we present a practical software architecture for high-speed embedded systems that is portable, easy to learn and use, multicore oriented, and efficient.

REFERENCES

• 1: L. Degioanni, M. Baldi, D. Buffa, F. Risso, F. Stirano, G. Varenni. "Network Virtual Machine (NetVM): A New Architecture for Efficient and Portable Packet Processing Applications." In Proceedings of the 8^th International Conference on Telecommunications, 2005 (ConTEL 2005)." June, 2005.
• 2: John Giacomoni , John K. Bennett , Antonio Carzaniga , Douglas C. Sicker , Manish Vachharajani , Alexander L. Wolf, Frame shared memory: line-rate networking on commodity hardware, Proceedings of the 3rd ACM/IEEE Symposium on Architecture for networking and communications systems, December 03-04, 2007, Orlando, Florida, USA [doi>10.1145/1323548.1323553]
• 3: Eddie Kohler , Robert Morris , Benjie Chen , John Jannotti , M. Frans Kaashoek, The click modular router, ACM Transactions on Computer Systems (TOCS), v.18 n.3, p.263-297, Aug. 2000 [doi>10.1145/354871.354874]
• 4: N. Shah, W. Plishker, and K. Keutzer. NP-Click: A programming model for the Intel IXP1200. In Proceedings of 9th International Symposium on High Performance Computer Architectures (HPCA), 2nd Workshop on Network Processors, February 2003.
• 5: Michael K. Chen , Xiao Feng Li , Ruiqi Lian , Jason H. Lin , Lixia Liu , Tao Liu , Roy Ju, Shangri-La: achieving high performance from compiled network applications while enabling ease of programming, Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, June 12-15, 2005, Chicago, IL, USA
• 6: Jinquan Dai , Bo Huang , Long Li , Luddy Harrison, Automatically partitioning packet processing applications for pipelined architectures, Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation, June 12-15, 2005, Chicago, IL, USA
• 7: Cavium Networks. OCTEON CN38XX/CN36XX Multi-Core MIPS64 Based SoC Processors, http://www.cavium.com/OCTEON_CN38XX_CN36XX.html
• 8: Adiletta, M., et al. "The Next Generation of Intel IXP Network Processors," Intel Technology Journal, vol. 6, no 3, pp. 6--18, Aug 2002.
• 9: Arun Raghunath , Aaron Kunze , Erik J. Johnson , Vinod Balakrishnan, Framework for supporting multi-service edge packet processing on network processors, Proceedings of the 2005 ACM symposium on Architecture for networking and communications systems, October 26-28, 2005, Princeton, NJ, USA [doi>10.1145/1095890.1095913]
• 10: Patrick Crowley, Derek McAuley, Thomas Woo, Jon Turner, Chuck Kalmanek. "Open Router Platforms: Is it time to move to an open routing infrastructure?" ANCS 2007 panel session. http://www.cse.wustl.edu/ANCS/advance_program.html#Panel
• 11: Juniper Networks :: Open IP Solution Development Program. http://www.juniper.net/partners/osdp.html
• 12: Cavium Networks, OCTEON CN38XX/CN36XX Multi-Core MIPS64 Based SoC Processors, http://www.cavium.com/OCTEON_CN38XX_CN36XX.html
• 13: AMD, Inc., AMD Opteron Processor Product Data Sheet, http://www.amd.com/usen/Processors/TechnicalResources/0,30_182_739_9003,00.html
• 14: RMI: XLR Family of Thread Processors. http://www.razamicro.com/products/xlr.htm
• 15: Eatherton, Will. "The Push of Network Processing to the Top of the Pyramid," ANCS 2005 keynote address, Oct 27, 2005. http://www.cesr.ncsu.edu/ancs/slides/eathertonKeynote.pdf
• 16: Intel Corp., Intel Quad-Core Xeon 5300 and Intel 5000P chipset data sheets, http://www.intel.com/design/intarch/quadcorexeon/5300, http://www.intel.com/products/chipsets/5000p.
• 17: Umesh Gajanan et. al. "An 8-core, 64-thread, 64-bit, power efficient SPARC SoC." http://www.opensparc.net/pubs/preszo/07/n2isscc.pdf
• 18: Pankaj Gupta, Steven Lin, Nick McKeown. "Routing Lookups in Hardware at Memory Access Speeds." In Proc. IEEE Infocom 1998, Vol. 3, pp. 1240--1247.
• 19: Martin Roesch, Snort - Lightweight Intrusion Detection for Networks, Proceedings of the 13th USENIX conference on System administration, November 07-12, 1999, Seattle, Washington
• 20: Mark Handley , Eddie Kohler , Atanu Ghosh , Orion Hodson , Pavlin Radoslavov, Designing extensible IP router software, Proceedings of the 2nd conference on Symposium on Networked Systems Design & Implementation, p.189-202, May 02-04, 2005
• 21: Brent Chun , David Culler , Timothy Roscoe , Andy Bavier , Larry Peterson , Mike Wawrzoniak , Mic Bowman, PlanetLab: an overlay testbed for broad-coverage services, ACM SIGCOMM Computer Communication Review, v.33 n.3, July 2003 [doi>10.1145/956993.956995]
• 22: Ion Stoica , Daniel Adkins , Shelley Zhuang , Scott Shenker , Sonesh Surana, Internet indirection infrastructure, Proceedings of the 2002 conference on Applications, technologies, architectures, and protocols for computer communications, August 19-23, 2002, Pittsburgh, Pennsylvania, USA

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.3 SPECIAL-PURPOSE AND APPLICATION-BASED SYSTEMS

Additional Classification:
  B. Hardware
  B.8 Performance and Reliability
      B.8.0 General

  C. Computer Systems Organization
  C.2 COMPUTER-COMMUNICATION NETWORKS
      C.2.3 Network Operations

General Terms:
Design