ACM Home Page
Please provide us with feedback. Feedback
Implementing an OpenFlow switch on the NetFPGA platform
Full text PdfPdf (628 KB)
Source Symposium On Architecture For Networking And Communications Systems archive
Proceedings of the 4th ACM/IEEE Symposium on Architectures for Networking and Communications Systems table of contents
San Jose, California
SESSION: Routing table of contents
Pages 1-9  
Year of Publication: 2008
ISBN:978-1-60558-346-4
Authors
Jad Naous  Stanford University, California
David Erickson  Stanford University, California
G. Adam Covington  Stanford University, California
Guido Appenzeller  Stanford University, California
Nick McKeown  Stanford University, California
Sponsors
SIGARCH: ACM Special Interest Group on Computer Architecture
SIGCOMM: ACM Special Interest Group on Data Communication
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 34,   Downloads (12 Months): 261,   Citation Count: 0
Additional Information:

abstract   references   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1477942.1477944
What is a DOI?

ABSTRACT

We describe the implementation of an OpenFlow Switch on the NetFPGA platform. OpenFlow is a way to deploy experimental or new protocols in networks that carry production traffic. An OpenFlow network consists of simple flow-based switches in the datapath, with a remote controller to manage several switches. In practice, OpenFlow is most often added as a feature to an existing Ethernet switch, IPv4 router or wireless access point. An OpenFlow-enabled device has an internal flow-table and a standardized interface to add and remove flow entries remotely.

Our implementation of OpenFlow on the NetFPGA is one of several reference implementations we have implemented on different platforms. Our simple OpenFlow implementation is capable of running at line-rate and handling all the traffic that is going through the Stanford Electrical Engineering and Computer Science building. We compare our implementation's complexity to a basic IPv4 router implementation and a basic Ethernet learning switch implementation. We describe the OpenFlow deployment into the Stanford campus and the Internet2 backbone.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

1
 
2
Cisco. Catalyst 6500 series overview website. http://www.cisco.com/en/US/products/hw/switches/ps708/.
 
3
 
4
5
6
 
7
Hewlett-Packard. Hp procurve 5400zl series specification. www.hp.com/rnd/products/switches/Pro-Curve_Switch_3500yl-5400zl_Series/specs.htm.
8
 
9
J. W. Lockwood. An open platform for development of network processing modules in reprogrammable hardware, 2001.
10
 
11
12
13
 
14
15
 
16
NetFPGA Team. NetFPGA website. http://netfpga.org/.
 
17
Nicira. NOX repository website. http://noxrepo.org.
 
18
OpenFLow Consortium. OpenFlow switch specification. Can be accessed at http://openflowswitch.org/documents.php.
 
19
OpenFlow Consortium. OpenFlow website. http://openflowswitch.org/.
 
20
 
21
QoSient. Argus network auditing website. qosient.com/argus.
22
 
23
Stanford University. Pee-Wee OSPF Protocol Details. Can be found at yuba.stanford.edu/cs344_public/docs/pwospf_ref.txt.
 
24
Xilinx. Designing flexible, fast CAMs with Virtex family FPGAs. http://www.xilinx.com/support/documentation/application_notes/xapp203.pdf.
 
25
Xilinx. An overview of multiple CAM designs in Virtex family devices. http://www.xilinx.com/support/documentation/application_notes/xapp201.pdf.

Collaborative Colleagues:
Jad Naous: colleagues
David Erickson: colleagues
G. Adam Covington: colleagues
Guido Appenzeller: colleagues
Nick McKeown: colleagues