Dynamic power management framework for multi-core portable embedded system

Subscribe (Full Service)


	Search: The ACM Digital Library The Guide

	Feedback

Dynamic power management framework for multi-core portable embedded system

Full text

Pdf (379 KB)

Source

ACM International Conference Proceeding Series; Vol. 356 archive
Proceedings of the 1st international forum on Next-generation multicore/manycore technologies table of contents

Cairo, Egypt

SESSION: Thread management and thread-level speculation table of contents

Article No. 1

Year of Publication: 2008

ISBN:978-1-60558-407-2

Authors

Chen Tianzhou	Zhejiang University, Hangzhou, Zhejiang, China
Huang Jiangwei	Zhejiang University, Hangzhou, Zhejiang, China
Xiang Lingxiang	Zhejiang University, Hangzhou, Zhejiang, China
Shi Qingsong	Zhejiang University, Hangzhou, Zhejiang, China

Sponsors

IBM : IBM
: IBM Center for Advanced Studies, Cairo, Egypt

Publisher

ACM New York, NY, USA

Bibliometrics

Downloads (6 Weeks): 8, Downloads (12 Months): 155, Citation Count: 0

Additional Information:

abstract references index terms collaborative colleagues

Tools and Actions:	Review this Article Save this Article to a Binder Display Formats: BibTeX EndNote ACM Ref

DOI Bookmark:	Use this link to bookmark this Article: http://doi.acm.org/10.1145/1463768.1463770 What is a DOI?

ABSTRACT

In this paper we introduce dynamic power management framework for multi-core embedded system. This is a novel architecture for multi-core embedded system. In this framework user can add user defined policies to the architecture. And user also can add some running constrains to the framework. This framework could parse the user input, and give the right power control instruction to the global policy layer.

REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

	1	Rakesh Kumar , Dean M. Tullsen , Norman P. Jouppi , Parthasarathy Ranganathan, Heterogeneous Chip Multiprocessors, Computer, v.38 n.11, p.32-38, November 2005 [doi>10.1109/MC.2005.379]
	2	Ron Kalla , Balaram Sinharoy , Joel M. Tendler, IBM Power5 Chip: A Dual-Core Multithreaded Processor, IEEE Micro, v.24 n.2, p.40-47, March 2004 [doi>10.1109/MM.2004.1289290]
	3	P. Kongetira. A 32-way Multithreaded SPARC(R) Processor. Hot Chips 16, Aug 2004.
	4	C. McNairy and R. Bhatia. Montecito - The Next Product in the Itanium(R) Processor Family. Hot Chips 16, Aug 2004.
	5	Cameron McNairy , Rohit Bhatia, Montecito: A Dual-Core, Dual-Thread Itanium Processor, IEEE Micro, v.25 n.2, p.10-20, March 2005 [doi>10.1109/MM.2005.34]
	6	Murali Annavaram , Ed Grochowski , John Shen, Mitigating Amdahl's Law through EPI Throttling, Proceedings of the 32nd annual international symposium on Computer Architecture, p.298-309, June 04-08, 2005
	7	Seongmoo Heo , Kenneth Barr , Krste Asanović, Reducing power density through activity migration, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea [doi>10.1145/871506.871561]
	8	James Donald , Margaret Martonosi, Techniques for Multicore Thermal Management: Classification and New Exploration, Proceedings of the 33rd annual international symposium on Computer Architecture, p.78-88, June 17-21, 2006
	9	E. Kursun, C. Y. Cher, A. Buyuktosunoglu, and P. Bose. Investigating the Effects of Task Scheduling on Thermal Behavior. In Third Workshop on Temperature-Aware Computer Systems (TACS'06), June 2006.
	10	Mohamed Gomaa , Michael D. Powell , T. N. Vijaykumar, Heat-and-run: leveraging SMT and CMP to manage power density through the operating system, Proceedings of the 11th international conference on Architectural support for programming languages and operating systems, October 07-13, 2004, Boston, MA, USA
	11	John D. Davis , James Laudon , Kunle Olukotun, Maximizing CMP Throughput with Mediocre Cores, Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques, p.51-62, September 17-21, 2005 [doi>10.1109/PACT.2005.42]
	12	Rakesh Kumar , Norman P. Jouppi , Dean M. Tullsen, Conjoined-Core Chip Multiprocessing, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.195-206, December 04-08, 2004, Portland, Oregon [doi>10.1109/MICRO.2004.12]
	13	Yingmin Li , David Brooks , Zhigang Hu , Kevin Skadron, Performance, Energy, and Thermal Considerations for SMT and CMP Architectures, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.71-82, February 12-16, 2005 [doi>10.1109/HPCA.2005.25]
	14	Rakesh Kumar , Keith I. Farkas , Norman P. Jouppi , Parthasarathy Ranganathan , Dean M. Tullsen, Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.81, December 03-05, 2003
	15	Rakesh Kumar , Norman P. Jouppi , Dean M. Tullsen, Conjoined-Core Chip Multiprocessing, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.195-206, December 04-08, 2004, Portland, Oregon [doi>10.1109/MICRO.2004.12]
	16	A. Merkel. Balancing Power Consumption in Multiprocessor Systems. PhD thesis, Sept. 2005. System Architecture Group, University of Karlsruhe, Diploma Thesis.
	17	A. Merkel, F. Bellosa, and A. Weissel. Event-Driven Thermal Management in SMP Systems. In Second Workshop on Temperature-Aware Computer Systems (TACS'05), June 2005.
	18	Brock, B. and K. Rajamani, Dynamic Power Management for Embedded Systems, in IEEE International SOC Conference. 2003: Portland, Oregon.
	19	Corporation, I., Wireless Intel SpeedStep® Power Manager. 2004.
	20	Huang jiangwei, Chen Tianzhou, Qian Jie, and Liang Xiao, Power Estimation for an Application on the Xscale Platform Using PMU events. International Conference on Wireless and Mobile Communications and the International Multi-Conference on Computing in the Global Information Technology (ICISP/ICDT 2006).Cap Esterel, France, 2006.8.27--29.