Exploiting Partial Runtime Reconfiguration for High-Performance Reconfigurable Computing

ABSTRACT

Runtime Reconfiguration (RTR) has been traditionally utilized as a means for exploiting the flexibility of High-Performance Reconfigurable Computers (HPRCs). However, the RTR feature comes with the cost of high configuration overhead which might negatively impact the overall performance. Currently, modern FPGAs have more advanced mechanisms for reducing the configuration overheads, particularly Partial Runtime Reconfiguration (PRTR). It has been perceived that PRTR on HPRC systems can be the trend for improving the performance. In this work, we will investigate the potential of PRTR on HPRC by formally analyzing the execution model and experimentally verifying our analytical findings by enabling PRTR for the first time, to the best of our knowledge, on one of the current HPRC systems, Cray XD1. Our approach is general and can be applied to any of the available HPRC systems. The paper will conclude with recommendations and conditions, based on our conceptual and experimental work, for the optimal utilization of PRTR as well as possible future usage in HPRC.

REFERENCES

• 1: Vikas Aggarwal , Alan D. George , Kenneth C. Slatton, Reconfigurable computing with multiscale data fusion for remote sensing, Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays, February 22-24, 2006, Monterey, California, USA [doi>10.1145/1117201.1117261]
• 2: Kiran Bondalapati , Viktor K. Prasanna, Dynamic Precision Management for Loop Computations on Reconfigurable Architectures, Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.249, April 21-23, 1999
• 3: Duncan Buell , Tarek El-Ghazawi , Kris Gaj , Volodymyr Kindratenko, Guest Editors' Introduction: High-Performance Reconfigurable Computing, Computer, v.40 n.3, p.23-27, March 2007 [doi>10.1109/MC.2007.91]
• 4: Buell, D. A., Davis, J. P., Quan, G., Akella, S., Devarkal, S., Kancharla, P., Michalski, E. A., and Wake, H. A. 2004. Experiences with a reconfigurable computer. In Proceedings of Engineering of Reconfigurable Systems and Algorithms.
• 5: Duncan A. Buell , Ravi Sandhu, Guest Editors' Introduction: Identity Management, IEEE Internet Computing, v.7 n.6, p.26-28, November 2003 [doi>10.1109/MIC.2003.1250580]
• 6: Tom Van Court , Martin C. Herbordt, Families of FPGA-based accelerators for approximate string matching, Microprocessors & Microsystems, v.31 n.2, p.135-145, March, 2007 [doi>10.1016/j.micpro.2006.04.001]
• 7: Cray Inc. 2006. Cray XD1^TM FPGA Development (S-6400-14).
• 8: El-Araby, E., Taher, M., Gaj, K., El-Ghazawi, T., Caliga, D., and Alexandridis, N. 2006. System-level parallelism and concurrency maximisation in reconfigurable computing applications. Int. J. Embedd. Syst. 2, 1--2, 62--72.
• 9: El-Araby, E., Taher, M., El-Ghazawi, T., and Le Moigne, J. 2005. Prototyping automatic cloud cover assessment (ACCA) algorithm for remote sensing on-board processing on a reconfigurable computer. In Proceedings of the IEEE International Conference on Field-Programmable Technology (FPT'05).
• 10: El-Araby, E. 2005. A system-level design methodology for reconfigurable computing applications. Master's Thesis, Department of Electrical and Computer Engineering, George Washington University.
• 11: El-Araby, E., El-Ghazawi, T., Le Moigne, J., and Gaj, K. 2004. Wavelet spectral dimension reduction of hyperspectral imagery on a reconfigurable computer. In Proceedings of the IEEE International Conference on Field-Programmable Technology (FPT'04).
• 12: Tarek El-Ghazawi , Esam El-Araby , Miaoqing Huang , Kris Gaj , Volodymyr Kindratenko , Duncan Buell, The Promise of High-Performance Reconfigurable Computing, Computer, v.41 n.2, p.69-76, February 2008 [doi>10.1109/MC.2008.65]
• 13: Osman Devrim Fidanci , Dan Poznanovic , Kris Gaj , Tarek El-Ghazawi , Nikitas Alexandridis, Performance and Overhead in a Hybrid Reconfigurable Computer, Proceedings of the 17th International Symposium on Parallel and Distributed Processing, p.176.2, April 22-26, 2003
• 14: Gokhale, M., Graham, P., Wirthlin, M. J., Johnson, D. E., and Rollins, N. 2006. Dy namic reconfiguration for management of radiation-induced faults in FPGAs. Int. J. Eubel. Syst. 2, 1--2, 28--38.
• 15: J. D. Hadley, Design methodologies for partially reconfigured systems, Proceedings of the IEEE Symposium on FPGA's for Custom Computing Machines, p.78, April 19-21, 1995
• 16: Harkins, J., El-Ghazawi, T., El-Araby, E., and Huang, M. 2005. Performance of sorting algorithms on the SRC 6 reconfigurable computer. In Proceedings of the IEEE International Conference on Field-Programmable Technology (FPT'05).
• 17: Muhammad Z. Hasan , Sotirios G. Ziavras, Runtime Partial Reconfiguration for Embedded Vector Processors, Proceedings of the International Conference on Information Technology, p.983-988, April 02-04, 2007 [doi>10.1109/ITNG.2007.170]
• 18: M. Hübner , J. Becker, Exploiting dynamic and partial reconfiguration for FPGAs: toolflow, architecture and system integration, Proceedings of the 19th annual symposium on Integrated circuits and systems design, August 28-September 01, 2006, Ouro Preto, MG, Brazil [doi>10.1145/1150343.1150350]
• 19: Hymel, R., George, A.D., and Lam, H. 2007. Evaluating partial reconfiguration for embedded FPGA applications. In Proceedings of High-Performance Embedded Computing Workshop (HPEC'07).
• 20: Byoungil Jeong , Sungjoo Yoo , Kiyoung Choi, Exploiting early partial reconfiguration of run-time reconfigurable FPGAs in embedded systems design (abstract only), Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.247, February 21-23, 1999, Monterey, California, United States [doi>10.1145/296399.296508]
• 21: Volodymyr Kindratenko , David Pointer, A case study in porting a production scientific supercomputing application to a reconfigurable computer, Proceedings of the 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.13-22, April 24-26, 2006 [doi>10.1109/FCCM.2006.5]
• 22: Zhiyuan Li , Scott Hauck, Configuration prefetching techniques for partial reconfigurable coprocessor with relocation and defragmentation, Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays, February 24-26, 2002, Monterey, California, USA [doi>10.1145/503048.503076]
• 23: Zhiyuan Li , Katherine Compton , Scott Hauck, Configuration Caching Management Techniques for Reconfigurable Computing, Proceedings of the 2000 IEEE Symposium on Field-Programmable Custom Computing Machines, p.22, April 17-19, 2000
• 24: Michalski, A., Gaj, K., and El-Ghazawi, T. 2003. An implementation comparison of an IDEA encryption cryptosystem on two general-purpose reconfigurable computers. In Proceedings of Field Programmable Logic and Applications (FPL'03).
• 25: Silicon Graphics Inc. 2007. Reconfigurable Application-Specific Computing User's Guide (007-4718-005).
• 26: Smith, M.C. and Peterson, G.D. 2002. Analytical modeling for high performance reconfigurable computers. In Proceedings of the SCS International Symposium on Performance Evaluation of Computer and Telecommunications Systems.
• 27: Melissa C. Smith , Gregory D. Peterson, Analytical modeling of high performance reconfigurable computers: prediction and analysis of system performance, The University of Tennessee, 2003
• 28: Src Computers Inc. 2006. SRC Carte^TM C Programming Environment v2.2 Guide (SRC-007-18).
• 29: Storaasli, O. 2002. Scientific applications on a NASA reconfigurable hypercomputer. In Proceedings of the Military and Aerospace Programmable Logic Devices Conference (MAPLD) 5th International Conference.
• 30: Mohamed Mahmoud Ahmed Taher , Tarek El-Ghazawi, Exploiting processing locality for adaptive computing systems, George Washington University, Washington, DC, 2006
• 31: Taher, M., El-Araby, E., and El-Ghazawi, T. 2005. Configuration caching in adaptive computing systems using association rule mining (ARM). In Proceedings of the Dynamic Reconfigurable Systems Workshop (DRS'05).
• 32: Justin L. Tripp , Henning S. Mortveit , Anders A. Hansson , Maya Gokhale, Metropolitan Road Traffic Simulation on FPGAs, Proceedings of the 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.117-126, April 18-20, 2005 [doi>10.1109/FCCM.2005.46]
• 33: Ullmann, M., Grimm, B., Hübner, M., and Becker, J. 2004. An FPGA run-time system for dynamical on-demand reconfiguration. In Proceedings of IEEE Parallel and Distributed Processing Symposium.
• 34: Xilinx Inc. 2006. Early Access Partial Reconfiguration User Guide. User Guide 208 (v1.1).
• 35: Xilinx Inc. 2004. Two flows for partial reconfiguration: Module based or difference based. Xilinx Application Note XAPP290 (v1.2).

INDEX TERMS

Primary Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.3 Other Architecture Styles
          Subjects: Adaptable architectures

Additional Classification:
  C. Computer Systems Organization
  C.1 PROCESSOR ARCHITECTURES
      C.1.3 Other Architecture Styles
          Subjects: Heterogeneous (hybrid) systems

General Terms:
Design, Experimentation, Measurement, Performance

Keywords:
High performance computing, dynamic partial reconfiguration, field programmable gate arrays (FPGA), reconfigurable computing