ACM Home Page
Please provide us with feedback. Feedback
Critical sections: re-emerging scalability concerns for database storage engines
Full text PdfPdf (448 KB)
Source Data Management On New Hardware archive
Proceedings of the 4th international workshop on Data management on new hardware table of contents
Vancouver, Canada
SESSION: Parallelism and contention table of contents
Pages 35-40  
Year of Publication: 2008
ISBN:978-1-60558-184-2
Authors
Ryan Johnson  Carnegie Mellon University
Ippokratis Pandis  Carnegie Mellon University
Anastasia Ailamaki  Carnegie Mellon University and École Polytechnique Fédérale de Lausanne
Sponsors
IBM : IBM
: Intel
Microsoft : Microsoft
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 9,   Downloads (12 Months): 71,   Citation Count: 2
Additional Information:

abstract   references   cited by   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1457150.1457157
What is a DOI?

ABSTRACT

Critical sections in database storage engines impact performance and scalability more as the number of hardware contexts per chip continues to grow exponentially. With enough threads in the system, some critical section will eventually become a bottleneck. While algorithmic changes are the only long-term solution, they tend to be complex and costly to develop. Meanwhile, changes in enforcement of critical sections require much less effort. We observe that, in practice, many critical sections are so short that enforcing them contributes a significant or even dominating fraction of their total cost and tuning them directly improves database system performance. The contribution of this paper is two-fold: we (a) make a thorough performance comparison of the various synchronization primitives in the database system developer's toolbox and highlight the best ones for practical use, and (b) show that properly enforcing critical sections can delay the need to make algorithmic changes for a target number of processors.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

1
 
2
3
4
 
5
T. Craig. "Building FIFO and priority-queueing spin locks from atomic swap." Technical Report TR 93-02-02, University of Washington, Dept. of Computer Science, 1993.
6
 
7
 
8
B. He, W. N. Scherer III, and M. L. Scott. "Preemption adaptivity in time-published queue-based spin locks." In Proc. HiPC, 2005.
9
10
 
11
R. Johnson, I. Pandis, N. Hardavellas, and A. Ailamaki. "Shore-MT: A Quest for Scalability in the Many-Core Era." CMU-CS-08-114.
 
12
 
13
14
 
15
16
17
 
18
19
20
21
22
23


Collaborative Colleagues:
Ryan Johnson: colleagues
Ippokratis Pandis: colleagues
Anastasia Ailamaki: colleagues