ACM Home Page
Please provide us with feedback. Feedback
An energy-efficient I/O request mechanism for multi-bank flash-memory storage systems
Full text PdfPdf (1.18 MB)
Source
ACM Transactions on Design Automation of Electronic Systems (TODAES) archive
Volume 14 ,  Issue 1  (January 2009) table of contents
Article No. 6  
Year of Publication: 2009
ISSN:1084-4309
Author
Chin-Hsien Wu  National Taiwan University of Science and Technology, Taipei, Taiwan
Publisher
ACM  New York, NY, USA
Bibliometrics
Downloads (6 Weeks): 35,   Downloads (12 Months): 241,   Citation Count: 0
Additional Information:

abstract   references   index terms   collaborative colleagues  

Tools and Actions: Request Permissions Request Permissions    Review this Article  
DOI Bookmark: Use this link to bookmark this Article: http://doi.acm.org/10.1145/1455229.1455235
What is a DOI?

ABSTRACT

Emerging critical issues for flash-memory storage systems, especially with regard to implementation within many embedded systems, are the programmed I/O nature of data transfers and their energy-efficient nature. We propose an I/O request mechanism in the Memory-Technology-Device (MTD) layer to exploit the programmed I/O-based data transfers for flash-memory storage systems. We propose to revise the waiting function in the Memory-Technology-Device (MTD) layer to relieve the microprocessor from busy-waiting, in order to make more CPU cycles available for other tasks. An energy-efficient mechanism based on the I/O request mechanism is also presented for multi-bank flash-memory storage systems, which particularly focuses on switching the power state of each flash-memory bank. We demonstrate that the energy-efficient I/O request mechanism not only saves more CPU cycles to execute other tasks, but also reduces the energy consumption of flash-memory, based on experiments incorporating realistic system workloads.


REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.

 
1
Bez, R., Camerlenghi, E., Modelli, A., and Visconti, A. 2003. Introduction to flash memory. In Proc. IEEE 91, 4.
 
2
Chang, L. P. and Kuo, T. W. 2001. A dynamic-voltage-adjustment mechanism in reducing the power consumption of flash memory for portable devices. In Proceedings of the Conference on Consumer Electronics (ICCE). IEEE, LA.
 
3
4
 
5
 
6
Corporation, I. 1998. Understanding the flash translation layer(ftl) specification. Tech. Rep. Intel. Corporation.
 
7
 
8
DiskMon. http://www.sysinternals.com/utilities/diskmon.html.
 
9
10
 
11
Fan, X., Ellis, C. S., and Lebeck, A. R. 2002. Modeling of dram power control policies using deterministic and stochastic petri nets. In Proceedings of the Second International Workshop on Power-Aware Computer Systems. Springer, 130--140.
 
12
Garey, M. R. and Johnson, D. S. 1979. Computers and intractability. W. H. Freeman.
 
13
HITACHI. http://documentation.renesas.com/eng/products/memory/e2031265_hn29v102414.pdf.
14
 
15
 
16
 
17
Kim, J., Kim, J. M., Noh, S. H., Min, S. L., and Cho, Y. 2002. A space-efficient flash translation layer for compact-flash systems. IEEE Trans. Cons. Electr. 48, 2, 366--375.
18
 
19
 
20
21
 
22
Marsh, B. and Zenel, B. 1994. Power measurements of typical notebook computers. Tech. rep. MIT Laboratory, 94--110.
 
23
MTD. http://www.linux-mtd.infradead.org/.
24
25
 
26
RTAI. http://www.rtai.org/.
 
27
Ruys, T. C. 2003. Optimal scheduling using branch and bound with spin 4.0. In Proceedings of the International Conference on Compilers, Architecture, and Syntheses for Embedded Systems (CASES). ACM, New York, NY.
 
28
29
30
31
32
33